

## 100180 Adder

High-Speed 6-Bit Adder  
Product Specification

### ECL Products

#### DESCRIPTION

The 100180 is a High-Speed 6-bit Adder which performs a full 6-bit addition of 2 operands in 2ns. The inputs are: carrying (CN) (active LOW), operands A (An), operands B (Bn); the outputs are: function (Fn), carry generate (G) (active LOW), carry propagate (P) (active LOW).

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (-I <sub>EE</sub> )
100180	2.35ns	205mA

#### ORDERING CODE

PACKAGES	COMMERCIAL RANGE V <sub>CC1</sub> = V <sub>CC2</sub> = GND; V <sub>EE</sub> = -4.2V to -4.8V T <sub>A</sub> = 0°C to +85°C
Ceramic DIP	100180F
Ceramic Flat Pack	100180Y

#### PIN DESCRIPTION

PINS	DESCRIPTION
A <sub>0</sub> - A <sub>5</sub>	Operand A Inputs
B <sub>0</sub> - B <sub>5</sub>	Operand B Inputs
C <sub>n</sub>	Carry Input (Active LOW)
G	Carry Generate Output (Active LOW)
P	Carry Propagate Output (Active LOW)
F <sub>0</sub> - F <sub>5</sub>	Function Outputs

#### PIN CONFIGURATION




Figure 1

#### LOGIC SYMBOL




Figure 2

Adder

100180

LOGIC DIAGRAM




Figure 3

## Adder

100180

**ABSOLUTE MAXIMUM RATINGS** (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted, these limits are specified over the operating ambient temperature range.)

PARAMETER	100K ECL	UNIT
$V_{EE}$ Supply voltage ( $V_{CC1} = V_{CC2} = \text{GND}$ )	-7.0 to 0	V
$V_{IN}$ Input voltage ( $V_{IN}$ should never be more negative than $V_{EE}$ )	$V_{EE}$ to +0.5	V
$I_O$ Output source current	-55	mA
$T_S$ Storage temperature	-65 to +150	°C
$T_J$ Maximum junction temperature	+150	°C

## DC OPERATING CONDITIONS

PARAMETER		100K ECL			UNIT			
		Min	Nom	Max				
$V_{CC1}, V_{CC2}$	Circuit ground	0	0	0	V			
$V_{EE}$	Supply voltage (negative)	-4.2	-4.5	-4.8	V			
$V_{EE}$	Supply voltage (negative) when operating with 10K ECL family			-5.7	V			
$V_{IH}$	HIGH level input voltage	$V_{CC1} = V_{CC2} = \text{GND}$	$T_A = 0^\circ\text{C to } +85^\circ\text{C}$	$V_{EE} = -4.2\text{V}$	-1150	-880	mV	
				$V_{EE} = -4.5\text{V}$	-1165			
				$V_{EE} = -4.8\text{V}$				
$V_{IHT}$	HIGH level input threshold voltage	$V_{CC1} = V_{CC2} = \text{GND}$	$T_A = 0^\circ\text{C to } +85^\circ\text{C}$	$V_{EE} = -4.2\text{V}$	-1150		mV	
				$V_{EE} = -4.5\text{V}$	-1165		mV	
				$V_{EE} = -4.8\text{V}$				
$V_{ILT}$	LOW level input threshold voltage	$V_{CC1} = V_{CC2} = \text{GND}$	$T_A = 0^\circ\text{C to } +85^\circ\text{C}$	$V_{EE} = -4.2\text{V}$			-1475	mV
				$V_{EE} = -4.5\text{V}$			-1490	mV
				$V_{EE} = -4.8\text{V}$				
$V_{IL}$	LOW level input voltage	$V_{CC1} = V_{CC2} = \text{GND}$	$T_A = 0^\circ\text{C to } +85^\circ\text{C}$	$V_{EE} = -4.2\text{V}$	-1810		-1475	mV
				$V_{EE} = -4.5\text{V}$			-1490	
				$V_{EE} = -4.8\text{V}$				
$T_A$	Operating ambient temperature			0	+25	+85	°C	

## NOTE:

When operating at other than specified voltages (-4.2V, -4.5V, -4.8V) DC & AC Characteristics will vary slightly from specified values.

## Adder

100180

**DC ELECTRICAL CHARACTERISTICS**  $V_{CC1} = V_{CC2} = \text{GND}$ ,  $V_{EE} = -4.2\text{V} \pm 0.010\text{V}$  to  $-4.8\text{V} \pm 0.010\text{V}$ ,  $T_A = 0^\circ\text{C}$  to  $+85^\circ\text{C}$   
 unless otherwise specified<sup>1,3</sup>

PARAMETER		MIN	TYP	MAX	UNIT	TEST CONDITIONS <sup>2</sup>	
$V_{OH}$	HIGH level output voltage	$V_{EE} = -4.2\text{V}$	-1025		-870	mV	Loading with $50\Omega$ to $-2.0\text{V} \pm 0.010\text{V}$
		$V_{EE} = -4.5\text{V}$	-1025	-955	-880	mV	
		$V_{EE} = -4.8\text{V}$	-1035		-880	mV	
$V_{OHT}$	HIGH level output threshold voltage	$V_{EE} = -4.2\text{V}$	-1035			mV	
		$V_{EE} = -4.5\text{V}$	-1035			mV	
		$V_{EE} = -4.8\text{V}$	-1045			mV	
$V_{OLT}$	LOW level output threshold voltage	$V_{EE} = -4.2\text{V}$			-1590	mV	
		$V_{EE} = -4.5\text{V}$			-1610	mV	
		$V_{EE} = -4.8\text{V}$			-1610	mV	
$V_{OL}$	LOW level output voltage	$V_{EE} = -4.2\text{V}$	-1810		-1600	mV	
		$V_{EE} = -4.5\text{V}$	-1810	-1705	-1620	mV	
		$V_{EE} = -4.8\text{V}$	-1830		-1620	mV	
$I_{IH}$	Input high current			220	$\mu\text{A}$	$V_{IN} = V_{IHmin}$	
$I_{IL}$	Input low current	0.5			$\mu\text{A}$	$V_{IN} = V_{ILmin}$	
$-I_{EE}$	$V_{EE}$ supply current	135	205	290	mA	Inputs open	
$\frac{\Delta V_{OH}}{\Delta V_{EE}}$	HIGH level output voltage compensation	$V_{EE} = -4.2\text{V}$ $T_A = +25^\circ\text{C}$			0.035	V/V	
$\frac{\Delta V_{OL}}{\Delta V_{EE}}$	LOW level output voltage compensation				0.070	V/V	

**NOTES:**

- The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Conditions for testing shown in the tables are not necessarily worst case. For worst case testing guidelines, refer to Section 3 Testing, DC Testing.
- The specified limits shown in the DC Characteristics can be met only after thermal equilibrium has been established. Thermal equilibrium is established by applying power for at least 2 minutes while maintaining transverse air flow of 2.5 meters/s (500 linear feet/min) over the device either mounted in the test socket or on the printed circuit board. Test voltage values are given in the DC Operating Conditions and defined in Figure 4.

Adder

100180




Figure 4. Transfer Characteristics

**AC ELECTRICAL CHARACTERISTICS**

**Ceramic DIP** V<sub>CC1</sub> = V<sub>CC2</sub> = GND, V<sub>EE</sub> = -4.2V ± 0.010V to -4.8V ± 0.010V

PARAMETER	T <sub>A</sub> = 0°C		T <sub>A</sub> = +25°C		T <sub>A</sub> = +85°C		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
t <sub>PLH</sub> Propagation delay	1.10	4.70	1.10	4.60	1.10	4.70	ns	Figs. 5, 6, 7
t <sub>PHL</sub> A <sub>n</sub> , B <sub>n</sub> , to F <sub>n</sub>	1.10	4.70	1.10	4.60	1.10	4.70	ns	
t <sub>PLH</sub> Propagation delay	1.00	3.00	1.00	3.00	1.00	3.30	ns	
t <sub>PHL</sub> A <sub>n</sub> , B <sub>n</sub> , to P	1.00	3.00	1.00	3.00	1.00	3.30	ns	
t <sub>PLH</sub> Propagation delay	1.10	3.90	1.20	3.80	1.20	3.90	ns	
t <sub>PHL</sub> A <sub>n</sub> , B <sub>n</sub> , to G	1.10	3.90	1.20	3.80	1.20	3.90	ns	
t <sub>PLH</sub> Propagation delay	0.90	4.00	0.90	3.90	0.90	4.00	ns	
t <sub>PHL</sub> G to F <sub>n</sub>	0.90	4.00	0.90	3.90	0.90	4.00	ns	
t <sub>TLH</sub> Transition time	0.45	2.30	0.45	2.20	0.45	2.30	ns	
t <sub>THL</sub> 20% to 80%, 80% to 20%	0.45	2.30	0.45	2.20	0.45	2.30	ns	

**Ceramic DIP** V<sub>CC1</sub> = V<sub>CC2</sub> = GND, V<sub>EE</sub> = -5.2V ± 5%

PARAMETER	T <sub>A</sub> = 0°C		T <sub>A</sub> = +25°C		T <sub>A</sub> = +85°C		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
t <sub>PLH</sub> Propagation delay	1.10	4.70	1.10	4.60	1.10	4.70	ns	Figs. 5, 6, 7
t <sub>PHL</sub> A <sub>n</sub> , B <sub>n</sub> , to F <sub>n</sub>	1.10	4.70	1.10	4.60	1.10	4.70	ns	
t <sub>PLH</sub> Propagation delay	1.00	3.00	1.00	3.00	1.00	3.30	ns	
t <sub>PHL</sub> A <sub>n</sub> , B <sub>n</sub> , to P	1.00	3.00	1.00	3.00	1.00	3.30	ns	
t <sub>PLH</sub> Propagation delay	1.10	3.90	1.20	3.80	1.20	3.90	ns	
t <sub>PHL</sub> A <sub>n</sub> , B <sub>n</sub> , to G	1.10	3.90	1.20	3.80	1.20	3.90	ns	
t <sub>PLH</sub> Propagation delay	0.90	4.00	0.90	3.90	0.90	4.00	ns	
t <sub>PHL</sub> G to F <sub>n</sub>	0.90	4.00	0.90	3.90	0.90	4.00	ns	
t <sub>TLH</sub> Transition time	0.45	2.30	0.45	2.20	0.45	2.30	ns	
t <sub>THL</sub> 20% to 80%, 80% to 20%	0.45	2.30	0.45	2.20	0.45	2.30	ns	

7

Adder

100180

**AC ELECTRICAL CHARACTERISTICS**

**Flat Pack**  $V_{CC1} = V_{CC2} = \text{GND}$ ,  $V_{EE} = -4.2\text{V} \pm 0.010\text{V}$  to  $-4.8\text{V} \pm 0.010\text{V}$

PARAMETER	$T_A = 0^\circ\text{C}$		$T_A = +25^\circ\text{C}$		$T_A = +85^\circ\text{C}$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
$t_{PLH}$ Propagation delay $A_n, B_n, \text{ to } F_n$	1.10	4.50	1.10	4.40	1.10	4.50	ns	Figs. 5, 6, 7
$t_{PHL}$ Propagation delay $A_n, B_n, \text{ to } \bar{F}_n$	1.10	4.50	1.10	4.40	1.10	4.50	ns	
$t_{PLH}$ Propagation delay $A_n, B_n, \text{ to } \bar{F}_n$	1.00	2.80	1.00	2.80	1.00	3.10	ns	
$t_{PHL}$ Propagation delay $A_n, B_n, \text{ to } \bar{F}_n$	1.00	2.80	1.00	2.80	1.00	3.10	ns	
$t_{PLH}$ Propagation delay $A_n, B_n, \text{ to } \bar{G}$	1.10	3.70	1.20	3.60	1.20	3.70	ns	
$t_{PHL}$ Propagation delay $A_n, B_n, \text{ to } \bar{G}$	1.10	3.70	1.20	3.60	1.20	3.70	ns	
$t_{PLH}$ Propagation delay $\bar{G} \text{ to } F_n$	0.90	3.80	0.90	3.70	0.90	3.80	ns	
$t_{PHL}$ Propagation delay $\bar{G} \text{ to } F_n$	0.90	3.80	0.90	3.70	0.90	3.80	ns	
$t_{TLH}$ Transition time 20% to 80%, 80% to 20%	0.45	2.30	0.45	2.20	0.45	2.30	ns	
$t_{THL}$ Transition time 20% to 80%, 80% to 20%	0.45	2.30	0.45	2.20	0.45	2.30	ns	

**Flat Pack**  $V_{CC1} = V_{CC2} = \text{GND}$ ,  $V_{EE} = -5.2\text{V} \pm 5\%$

PARAMETER	$T_A = 0^\circ\text{C}$		$T_A = +25^\circ\text{C}$		$T_A = +85^\circ\text{C}$		UNIT	TEST CONDITIONS
	Min	Max	Min	Max	Min	Max		
$t_{PLH}$ Propagation delay $A_n, B_n, \text{ to } F_n$	1.10	4.50	1.10	4.40	1.10	4.50	ns	Figs. 5, 6, 7
$t_{PHL}$ Propagation delay $A_n, B_n, \text{ to } \bar{F}_n$	1.10	4.50	1.10	4.40	1.10	4.50	ns	
$t_{PLH}$ Propagation delay $A_n, B_n, \text{ to } \bar{F}_n$	1.00	2.80	1.00	2.80	1.00	3.10	ns	
$t_{PHL}$ Propagation delay $A_n, B_n, \text{ to } \bar{F}_n$	1.00	2.80	1.00	2.80	1.00	3.10	ns	
$t_{PLH}$ Propagation delay $A_n, B_n, \text{ to } \bar{G}$	1.10	3.70	1.20	3.60	1.20	3.70	ns	
$t_{PHL}$ Propagation delay $A_n, B_n, \text{ to } \bar{G}$	1.10	3.70	1.20	3.60	1.20	3.70	ns	
$t_{PLH}$ Propagation delay $\bar{G} \text{ to } F_n$	0.90	3.80	0.90	3.70	0.90	3.80	ns	
$t_{PHL}$ Propagation delay $\bar{G} \text{ to } F_n$	0.90	3.80	0.90	3.70	0.90	3.80	ns	
$t_{TLH}$ Transition time 20% to 80%, 80% to 20%	0.45	2.30	0.45	2.20	0.45	2.30	ns	
$t_{THL}$ Transition time 20% to 80%, 80% to 20%	0.45	2.30	0.45	2.20	0.45	2.30	ns	

**AC WAVEFORMS**




Figure 5. Propagation Delay and Transition Times

Adder

100180

TEST CIRCUITS AND WAVEFORMS




Figure 6. Test Circuit




Figure 7. Input Pulse Definition