
								F	REVISI	ONS										
LTR	DESCRIPTION										DA	TE (YI	R-MO-	DA)		APPF	ROVED)		
A	Add five vendors, CAGE 61772, CAGE 04713, CAGE 60991, CAGE 50088, and CAGE 65786. Add 04 new device types. Add case outline letter Y.						GE	88-06-17		Michael A. Frye										
В	Boile	erplate	upda	te, part of 5 year review. ksr								05-0)9-29			Ray	Raymond Monnin		n	
С	Upd	ated b	ody of	f drawi	drawing to reflect current requirements glg 11-01-05							Cha	rles S	affle						
CURRENT		GE C	ODI	E 672	268															
CURRENT THE ORIGINA	-			-		AWIN	G HAS	S BEE	N REF	PLACE	:D					1			I	
THE ORIGINA	-			-		AWIN	G HAS	S BEE	N REF	PLACE	D									
THE ORIGINA	-			-		AWIN	G HAS	S BEE	N REF		D									
THE ORIGIN/ REV SHEET	AL FIR	ST SH	IEET (OF TH				S BEE	N REF		D									
THE ORIGINA REV SHEET REV	AL FIR C 15	ST SH	C	OF TH	IIS DR	C	C	S BEE	N REF	PLACE	D	C	C	C	C	C	C	C	C	C
THE ORIGINA REV SHEET REV SHEET	AL FIR	ST SH	C	OF TH	IIS DR	C	C 21					C 6	C 7	C 8	C 9	C 10	C 11	C 12	C 13	C 14
THE ORIGINA REV SHEET REV SHEET REV STATUS	AL FIR	ST SH	C	OF TH	IS DR	C 20	C 21 C	C	C	C	C									
THE ORIGINA REV SHEET REV SHEET REV STATUS OF SHEETS	AL FIR	ST SH	C	OF TH	IS DR C 19 V EET	C 20 D BY	C 21 C	C	C	C	C	6	7	8	9	10	11	12		
THE ORIGINA REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	AL FIR	ST S⊢ C 16	C	OF TH C 18 REV SHI PRE Rick	IS DR C 19 V EET EPARE	C 20 D BY er	C 21 C	C	C	C	C	6		8 LANC	9 AND	10 MAF	11 RITIM	12 E		
THE ORIGINA REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC	AL FIR	ST S⊢ C 16	C	OF TH	C C 19 V EET EPARE C Office ECKED	C 20 D BY er	C 21 C 1	C	C	C	C	6	7 DLA DLUN	8 LANC	9 AND , OHI0	10 0 MAF 0 432	11 RITIM 218-3	12 E		
THE ORIGINA REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC	AL FIR C 15 S	ST S⊢ C 16	C	OF TH C 18 REV SHE Rick CHE Ray	C C 19 V EET EPARE C Office ECKED	D BY er BY Monni	C 21 C 1	C	C	C	C	6	7 DLA DLUN	8 LAND	9 AND , OHI0	10 0 MAF 0 432	11 RITIM 218-3	12 E		
THE ORIGINA REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIN FOR U	AL FIR C 15 S NDAF OCIRC AWIN	ST SH C 16 C UIT G	C 17	OF TH	C 19 V EET EPARE CKED mond	D BY er DBY DBY DBY	C 21 C 1	C	C	C 4	C 5 CR	6 Cr	7 DLA DLUN http	8 IAND IBUS D://WW	9 AND, OHIO W.ds	10 MAF 0 432 Scc.dl	11 RITIM 218-3 a.mil	12 E 990	13 MO	14 S,
THE ORIGINA REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIN FOR U	AL FIR C 15 S NDAF DCIRC AWIN	ST SH C 16 RD CUIT G VAILAR ALL ITS	C 17	OF TH C 18 REV SHI PRE Rick CHE Rayu APP	C 19 V EET EPARE CKED mond PROVE	D BY er BY Monni D BY . Frye	C 21 C 1	C 2	C	C 4	C 5 CR	6 ca OC OR	DLA DLUM http IRC Y, 6	8 IBUS D://WW CUIT 4K	9 , они ww.ds Г, D X 1	10 0 432 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4	11 RITIM 218-3 a.mil TAL	12 E 990	13	14 S,
THE ORIGINA REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRC DRA THIS DRAWIN FOR U DEPAI	AL FIR C 15 S NDAF DCIRC AWIN NG IS A SE BY NG IS A	ST SH C 16 RD CUIT G VAILAE ALL ITS DF THE		OF TH C 18 REV SHI PRE Rick CHE Rayu APP	C 19 V EET EPARE CKED mond PROVE	D BY er DBY DBY DBY	C 21 C 1	C 2	C	C 4	C 5 CR	6 ca OC OR	7 DLA DLUN http	8 IBUS D://WW CUIT 4K	9 , они ww.ds Г, D X 1	10 0 432 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4 0 4	11 RITIM 218-3 a.mil TAL	12 E 990	13 MO	14 S,
THE ORIGINA REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR U DEPAI AND AGEN DEPARTMEN	AL FIR	ST SH C 16 RD CUIT G VAILAE ALL ITS DF THE DEFEN		OF TH C 18 REV SHI PRE Rick CHE Rayu APP Mich DRA	C C 19 V EET EPARE CKED mond PROVE hael A	C 20 D BY er BY Monni D BY . Frye APPR 24 Jur	C 21 C 1 0 0 VAL	C 2 DATE	C	C 4 MI MI		6 CC OC DR` DLI	7 DLA DLUW http IRC Y, 6 THI	8 IANC IBUS S://ww CUIT 4K CS	9 , они ww.ds Г, D X 1	10 0 432 5cc.dl IGI ⁻ , ST	11 RITIM 218-3 a.mil TAL	12 E 990	13 MO	14 S,
THE ORIGINA REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR U DEPAI AND AGEN DEPARTMEN	AL FIR C 15 S NDAF DCIRC AWIN NG IS A SE BY NG IS A	ST SH C 16 RD CUIT G VAILAE ALL ITS DF THE DEFEN		OF TH C 18 REV SHI PRE Rick CHE Rayu APP Mich DRA	C C 19 V EET EPARE CKED mond PROVE hael A	C 20 D BY er D BY Monni D BY . Frye APPR 24 Jun LEVEL	C 21 C 1 1 0 VAL 1 ne 198	C 2 DATE	C	C 4 MI MI MI SI		6 CC OC OR OLI CA	7 DLA DLUW http IRC Y, 6 THI	8 IBUS D://WW CUIT 4K CS	9 , AND , OHIO ww.ds F, D X 1	10 MAF 2 43: cc.dl IGI , ST	11 218-3 a.mil TAL TAT	12 990 ., CI	13 MO	14 S, I,
THE ORIGINA REV SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR U DEPAI AND AGEN DEPARTMEN	AL FIR	ST SH C 16 RD CUIT G VAILAE ALL ITS DF THE DEFEN		OF TH C 18 REV SHI PRE Rick CHE Rayu APP Mich DRA	C C 19 V EET EPARE CKED mond PROVE hael A	C 20 D BY er BY Monni D BY . Frye APPR 24 Jun LEVEL	C 21 C 1 0 0 VAL	C 2 DATE	C	C 4 MI MI MI SI		6 CC OC OR OLI CA	7 DLA DLUW http IRC Y, 6 THI	8 IBUS D://WW CUIT 4K CS	9 , AND , OHIO ww.ds F, D X 1	10 MAF 2 43: cc.dl IGI , ST	11 218-3 a.mil TAL TAT	12 990 ., CI	13 MO	14 S, I,



2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 4.

3.2.2 <u>Truth table</u>. The truth table shall be as specified on figure 5.

3.2.3 <u>Functional block diagram</u>. The functional block diagram shall be as specified on figure 6.

3.2.4 <u>Case outlines</u>. The case outlines shall be in accordance with figure 1 and 1.2.2 herein.

3.2.5 <u>Die overcoat</u>. Polyimide and silicone coatings are allowable as an overcoat on the die for alpha particle protection only. Each coated microcircuit inspection lot (see inspection lot as defined in MIL-PRF-38535) shall be subjected to and pass the internal moisture content test at 5000 ppm (see method 1018 of MIL-STD-883). The frequency of the internal water vapor testing shall not be decreased unless approved by the preparing activity for class M. The TRB will ascertain the requirements as provided by MIL-PRF-38535 for classes Q and V. Samples may be pulled any time after seal.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86015
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	3

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change</u>. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DLA Land and Maritime, DLA Land and Maritime 's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

- 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN},C_{OUT} measurements) shall be measured only for the initial test and after process or design changes which may affect input or output capacitance.
 - d. Subgroups 7 and 8 test sufficient to verify truth table of figure 5.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86015
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 4

Test	Symbol Conditions <u>1/ 2/ 3</u> /		Group A	Device	Lir	nits	Unit
			subgroups	type	Min	Max	
High level output voltage	V _{он}	$\begin{split} I_{OH} &= -4.0 \text{ mA}, \\ V_{IH} &= 2.2 \text{ V}, \ V_{IL} &= 0.8 \text{ V} \end{split}$	1, 2, 3	All	2.4		V
Low level output voltage	V _{OL}	$ I_{OL} = +8.0 \text{ mA}, \\ V_{IL} = 0.8 \text{ V}, \ V_{IH} = 2.2 \text{ V} $	1, 2, 3	All		0.4	V
High impedance (off-state) output leakage current	l _{olz}	$\label{eq:VCH} \begin{split} \overline{CS} \ \geq V_{\text{IH}}, \ V_{\text{OH}} = 0.0 \ V \\ V_{\text{CC}} = 5.5 \ V \end{split}$	1, 2, 3	All	-10	10	μA
	I _{OHZ}	$\label{eq:cs} \overline{CS} \geq V_{\text{IH}}, \ V_{\text{OH}} = 5.5 \ V \\ V_{\text{CC}} = 5.5 \ V \\$	1, 2, 3	All	-10	10	μA
High level input leakage current	I _{IH}	$V_{IH} = 5.5 \text{ V}, \ V_{CC} = 5.5 \text{ V}$	1, 2, 3	All	-10	10	μA
Low-level input leakage current	IIL	$V_{IL} = 0.0 \ V, \ V_{CC} = 5.5 \ V$	1, 2, 3	All	-10	10	μA
Operating supply current	I _{CC1}	$D_{OUT} = open, CS = V_{IL}$	1, 2, 3	03,05,07		105	mA
		V _{CC} = 5.5 V		01,02,04, 06,08		90	
DC supply current	I _{CC2}	D_{OUT} = open, $\overline{CS} = V_{IL}$ Minimum read cycle time V_{CC} = 5.5 V	1, 2, 3	03,05,07		120	mA
				02		70	
				01,04,06, 08		95	
Standby supply current (TTL)	I _{CC3}	$\label{eq:CS} \overline{CS} \geq V_{\text{IH}}, \ V_{\text{CC}} = 5.5 \ \text{V}, \\ \text{Inputs} = 0.8 \ \text{V} \ \text{or} \ 2.2 \ \text{V}$	1, 2, 3	03.05,07		50	mA
				01,02,04, 06,08		35	
Full standby supply current (CMOS)	I _{CC4}	$\label{eq:VCC} \begin{split} \overline{CS} \ \ge V_{CC} \mbox{ - } 0.2 \ \mbox{V}, \ V_{CC} \mbox{ = } 5.5 \ \mbox{V} \\ \mbox{Inputs: } \ge V_{CC} \mbox{ - } 0.2 \ \mbox{V} \ \mbox{or} \ \le \ 0.2 \ \mbox{V} \end{split}$	1, 2, 3	All		20	mA
Data retention current <u>4/</u>	I _{CCDR}	$\label{eq:VDR} \begin{array}{l} V_{DR} = 2.0 \ V, \ \overline{CS} \geq V_{CC} \mbox{-} 0.2 \ V \\ Inputs: \geq V_{CC} \mbox{-} 0.2 \ V \ or \leq \ 0.2 \ V \end{array}$	1, 2, 3	02,04,06, 08		1	mA
Input capacitance	C _{IN}	$V_{IN} = 0.0 \text{ V}, $ <u>5</u> / $V_{CC} = 5.0 \text{ V}, \text{ f} = 1 \text{ MHz}$	4	All		8	pF
Output capacitance	Cout	$V_{CC} = 5.0 \text{ V}, T = T \text{ MHZ}$ $V_{OUT} = 0.0 \text{ V} \text{ (see 4.3.1c)}$		All		10	pF
Data retention voltage <u>4</u> /	V _{DR}	$\label{eq:cs} \begin{array}{l} \overline{\text{CS}} \ = \text{V}_{\text{DR}}, \\ \text{Inputs:} \geq \text{V}_{\text{DR}} \text{ - } 0.2 \ \text{V} \ \text{or} \leq \ 0.2 \ \text{V} \end{array}$	1, 2, 3	02,04,06, 08	2.0	5.5	V
Functional tests		See 4.3.1d V _{IL} = 0.0 V, V _{IH} = 3.0 V	7, 8	All			

TABLE | Electrical p .

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86015
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL C	SHEET 5

TAB	LE I. <u>Electri</u>	cal performan	ce characteris	<u>stics</u> - Continu	ed.			
Test	Symbol	Conditions	s <u>1/ 2</u> / <u>3</u> /	Group A	Device	Li	mits	Unit
				subgroups	type	Min	Max	1
Address access time	t _{AVQV}			9, 10, 11	07,08		70	ns
					05,06		55	
					03,04		45	
					01,02		35	
Output hold time	t _{AXQX}			9, 10, 11	All	3		ns
Read cycle time	t _{ELEH}			9, 10, 11	07,08	70		ns
					05,06	55		
					03,04	45		
					01,02	35		
Chip enable access time	t _{ELQV}			9, 10, 11	07,08		70	ns
					05,06		55	
					03,04		45	
					01,02		35	
Chip enable to output active	t _{ELQX}	<u> 6</u> /		9, 10, 11	All	5		ns
Chip disable to output disable <u>7</u> /	t _{EHQZ}	<u> 6</u> /		9, 10, 11	All	0	40	ns
Write cycle time	t _{AVAV}			9, 10, 11	07,08	70		ns
					05,06	55		
					03,04	45		
					01,02	35		
Chip enable to end of write	t _{ELWH}			9, 10, 11	05,06,07, 08	55		ns
					03,04	40		
					01,02	30		
Address valid to write high	t _{AVWH}			9, 10, 11	05,06,07, 08	55		ns
					03,04	40		
					01,02	30		
See footnotes at end of table.								
STANDARI MICROCIRCUIT D			SIZE A				5962-8	6015
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990				REVISIO	N LEVEL C	S	HEET 6	

Test	Test Symbol Conditions	Conditions <u>1/ 2/ 3</u> /	Group A	Device	e Limits		Uni
			subgroups	type	Min	Max	
Write high to address don't care	t _{WHAX}		9, 10, 11	All	5		ns
Write pulse width	t _{WLEH}		9, 10, 11	01,02	25		ns
				03-08	40		
Address setup to beginning of	t _{AVWL}		9, 10, 11	01,02	5		ns
write				03-08	15		
Data valid to write high	t _{DVWH}		9, 10, 11	01,02	20		ns
				03,04,05, 06	25		
				07,08	30		
Write high to data don't care	t _{WHDX}		9, 10, 11	All	5		ns
Write enable to output disable	t _{WLQZ}	<u> 6</u> /	9, 10, 11	01,02	0	20	ns
<u>7</u> /				03-06	0	30	
				07,08	0	35	
Output active after end of write	t _{WHQX}	<u>6</u> /	9, 10, 11	All	0		ns
Address setup before chip enable	t _{AVEL}		9, 10, 11	All	5		ns
Chip enable high to address don't care	t _{EHAX}		9, 10, 11	All	5		ns
Data valid to chip enable high	t _{DVEH}		9, 10, 11	01,02	20		ns
				03,04, 05,06	25		
				07,08	30		
Chip disable to data retention time $\underline{8}/$	t _{CDR}	_4/	9, 10, 11	02,04	45		ns
<u></u>				06,08	70		
Data retention recovery time <u>8</u> /	t _R	<u>_4</u> /	9, 10, 11	02,04	45		ns
				06,08	70		
Chip select to power-up time <u>8</u> /	t _{PU}		9, 10, 11	All		0	ns
Chip deselect to power-down time $\frac{8}{2}$	t _{PD}		9, 10, 11	01-04	0	45	ns
<u></u>				05-08	0	70	

 TABLE I.
 Electrical performance characteristics
 - Continued.

See footnotes at end of table.

STANDARD **MICROCIRCUIT DRAWING**

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-86015
	REVISION LEVEL C	SHEET 7

TABLE I.	Electrical	performance	characteristics	- Continued.

- <u>1</u>/ Unless otherwise specified, $T_C = -55^{\circ}C$ to $+125^{\circ}C$ and $V_{CC} = 4.5$ V to 5.5 V. All voltage referenced to GND.
- 2/ AC measurement assume input transistor time ≤ 5 ns and input levels are from GND to 3.0 V. Timing reference levels are 1.5 V.
- $\underline{3}$ / See figure 7 for ac timing waveforms and loading.
- <u>4</u>/ Data retention devices only.
- 5/ Effective capacitance calculated from C = Δ V = 3 V and V_{CC} = 5.0 V or measured with a capacitance meter.
- 6/ Transition to high impedance state is measured ±500 mV from steady state voltage with load specified on figure 7. This parameter is sampled and not 100 percent tested.
- 7/ Minimum limit not tested and is included for user guidelines.
- 8/ May not be tested, but shall be guaranteed to the limits specified in table I.


4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8A, 8B, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3, 7, 8

* PDA applies to subgroups 1.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86015
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	8



CASE X - continued.

Symbol	Min	Max	
Α		.200	
b	.014	.023	
b1	.030	.065	
С	.008	.015	
D		1.260	
E	.220	.310	
E1	.290	.320	
е	.100	BSC	
L	.125	.200	
L1	.150		
Q	.015	.060	
S		.080	
S1	.005		
S2	.005		
Ν	22		


Inches	mm
.005	0.13
.008	0.20
.014	0.36
.015	0.38
.023	0.58
.030	0.76
.060	1.52
.080	2.08
.125	3.18
.150	3.81
.200	5.08
.220	5.59
.290	7.37
.310	7.87
.320	8.13
1.260	32.00


Notes:

Dimensions are in inches.
 Metric equivalents are given for general information only.

FIGURE 1. 22-lead dual-in-line package - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86015
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	10





Symbol	Case Z				
	Inches		Milin	neters	
	Min	Max	Min	Max	
A A1 B1	.060 .050 .022	.120 .088 .028	1.52 1.27 0.56	3.05 2.24 0.71	
B2	.072	REF	1.83	REF	
B3 D	.006 .280	.041 .305	0.15 7.11	1.03 7.75	
D1 D2	.150 BSC 0.38 BSC .075 BSC 1.91 BSC				
D3 E	 .480	.305 .496	 12.15	7.75 12.29	
E1 E2		BSC BSC	7.62 BSC 3.81 BSC		
E3		.496		12.29	
е	.050	BSC	1.27	BSC	
e1	.015		0.38		
h j	.025 REF .025 REF			REF REF	
L L1 L2 ND NE N	.039 .039 .075 4 7 22	.055 .055 .095 	0.99 0.99 1.91 101.6 177.8 558.8	1.40 1.40 2.41 	

NOTES:

Dimensions are in inches.
 Metric equivalents are given for general information only.

FIGURE 3. 22-terminal chip carrier package.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86015
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	13

Device Types	All
Case Outlines	X, Y and Z
Terminal Number	Terminal Symbol
1 2	A ₀ A ₁
3	A ₂
4	A ₃
5	A4
6	A ₅
7	A ₆
8	A ₇
9	D _{OUT}
10	WE
11	GND
12	CS
13	D _{IN}
14	A ₈
15	A ₉
16	A ₁₀
17	A ₁₁
18	A ₁₂
19	A ₁₃
20	A ₁₄
21	A ₁₅
22	V _{cc}

FIGURE 4. Terminal connections.


Mode	CS	WE	D _{IN}	D _{OUT}	Power level
Standby	Н	Х	Х	High Z	Standby
Read	L	н	Х	D	Active
Write	L	L	D	High Z	Active
Data retention	V_{DR}	Х	Х	High Z	Data retention


High Z = High impedance D = Valid data bit

X = Don't care


FIGURE 5. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86015
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	14








Write cycle 1. This write cycle is \overline{WE} controlled, when \overline{CS} is active (LOW) prior to \overline{WE} becoming active (LOW), in this write cycle the data out may become active, requiring observance of t_{WLQZ} to avoid data bus contention in common I/O applications. At the end of the write cycle the data out may become active if \overline{WE} becomes inactive (HIGH) prior to \overline{CS} becoming inactive (HIGH).



Write cycle 2. This write cycle is \overline{CS} controlled, where \overline{WE} is active (LOW) prior to or coincident with \overline{CS} becoming active (LOW). In this write cycle the data out remains in the high impedance state (3 state) at the beginning of the write cycle, precluding potential data contention in common I/O application.







APR 97

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0547.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime -VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86015
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	21

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 11-01-05

Approved sources of supply for SMD 86015 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /	Reference military specification part number
5962-8601501XA	<u>3/</u> <u>3</u> / 3DTT2	F1600DMQB35 6287-35/BXAJC P4C187-35CMB	
5962-8601501YA	<u>3</u> / <u>3</u> / 3DTT2	CY7C187-35DMB IDT7187S35DB P4C187-35DMB	
5962-8601501ZA	<u>3/</u> <u>3</u> / <u>3</u> / 3DTT2	F1600-35LMQ35 CY7C187-35LMB 6287-35M/BUAJC P4C187-35LMB	
5962-8601502XA	<u>3/</u> <u>3</u> / <u>3</u> / 3DTT2	F1601DMQB35 MKX 41H87P835 6287-35/BXAJC P4C187L-35CMB	
5962-8601502YA	<u>3</u> / <u>3</u> / 3DTT2	CY7C187N35DMB MKX 41H87J835 P4C187L-35DMB	
5962-8601502ZA	3/ 3/ 3/ 3/ 3DTT2	CY7C187L-35DMB F1601-35LMQB35 MKX 41H87E835 6287-35M/BUAJC P4C187L-35LMB	
5962-8601503XA	3/ 3/ 3/ 3/ 3DTT2	F1600DMQB45 IMS1600S-45M IDT7187S45DB 6287-45/BXAJC P4C187-45CMB	
5962-8601503YA	<u>3</u> / <u>3</u> / 3DTT2	CY7C187-45DMB IDT7187S45DB P4C187-45DMB	
5962-8601503ZA	3/ <u>3</u> / <u>3</u> / <u>3</u> / 3/ 3DTT2	F1600LMQB45 CY7C187-45LMB IDT7187S45LB 6287-45M/BUAJC IMS1600N-45M P4C187-45LMB	M38510/29202BUA

STANDARD MICROCIRCUIT DRAWING BULLETIN - Continued.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /	Reference military specification part number
5962-8601504XA	3/ 3/ 3/ 3/ 3DTT2	F1601DMQB45 MKX 41H87P845 IDT7187L45DB 6287-45/BXAJC P4C187L-45CMB	
5962-8601504YA	<u>3/</u> <u>3</u> / 3DTT2	CY7C187L-45DMB MKX 41H87J845 IDT7187L45DB P4C187L-45DMB	
5962-8601504ZA	3/ <u>3/</u> <u>3/</u> <u>3/</u> 3/ 3DTT2	CY7C187L-45LMB MKX41H87E845 F1601LMQB45 IDT7187L45LB 6287-45M/BUAJC P4C187L-45LMB	
5962-8601505XA	<u>3/</u> <u>3/</u> <u>3</u> / 3DTT2	F1600DMQB55 IDT7187S55DB IMS1600S-55M P4C187-55CMB	
5962-8601505YA	<u>3</u> / 3DTT2	IDT7187S55DB P4C187-55DMB	
5962-8601505ZA	<u>3/</u> <u>3/</u> <u>3</u> / 3DTT2	F1600LMQB5 IDT7187S55LB IMS1600N-55M P4C187-55LMB	M38510/29201BUA
5962-8601506XA	3/ 3/ 3/ 3/ 3DTT2	F1601DMQB55 IDT7187L55DB IMS1601S-55M MKX 41H87P855 P4C187L-55CMB	
5962-8601506YA	<u>3</u> / <u>3</u> / 3DTT2	MKX 41H87J855 IDT7187L55DB P4C187L-55DMB	
5962-8601506ZA	<u>3/</u> <u>3/</u> <u>3</u> / 3DTT2	F1601LMQB55 IDT7187L55LB IMS1601N-55M MKX 41H87E855 P4C187L-55LMB	M38510/29203BUA

See notes at end of table.

STANDARD MICROCIRCUIT DRAWING BULLETIN – Continued.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>1</u> /	Reference military specification part number
5962-8601507XA	<u>3</u> / <u>3</u> / 3DTT2	IMS1601S-70M IDT7187S70DB P4C187-70CMB	
5962-8601507YA	<u>3</u> / 3DTT2	IDT7187S70DB P4C187-70DMB	
5962-8601507ZA	<u>3</u> / <u>3</u> / 3DTT2	IMS1600N-70M IDT7187S70LB P4C187-70LMB	
5962-8601508XA	<u>3/</u> <u>3</u> / 3DTT2	IMS1601S-70LM IDT7187L70DB P4C187L-70CMB	
5962-8601508YA	<u>3</u> / 3DTT2	IDT7187L70DB P4C187L-70DMB	
5962-8601508ZA	<u>3/</u> <u>3</u> / 3DTT2	IMS1601N-70LM IDT7187L70LB P4C187L-70LMB	M38510/29204BUA

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE <u>number</u> Vendor name and address

3DTT2

Pyramid Semiconductor Corporation 1340 Bordeaux Drive Sunnyvale, CA 94089

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.