									REVISI	ONS										
LTR					DE	SCRI	PTION	N					DATE (YR-MO-DA)				APPROVED			
A		e chang Ighout.	ges to ta	ble I, table	II, 4.3	3.1, 6.4	4, and	figure	3. Edito	orial cha	anges		89-01-27 M. A				M. A	. Frye		
В	Add figur	Add device type 02. Add one vendor, CAGE 44270. Make changes to table I, figure 2, and figure 3. Make editorial changes throughout.								I,		90-0)3-28			M. A	. Frye			
С	Upda	Update to current requirements. Editorial changes througho								drw				03-0)9-12		F	Raymon	d Monr	nin
REV	[[T			1			[[
SHEET																				
REV																				
SHEET																				
REV STATUS				REV			С	С	С	С	С	С	С	С	С	С	С	С	С	С
OF SHEETS				SHEET			1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREPA	RED E	3Y		1	1		I	1	I	1	1	I	I	1	1	1
					Ri	ick C. (Office	r			D	EFEN	ISE SI	JPPL	Y CE	NTER		UMB	US	
STA	NDAF	RD		CHECK	ED B)	Y				1			COL	имв	US, O	HIO 4	43216			
MICRO	OCIR(AWIN				Cha	arles E.	. Beso	ore					http)://ww	/w.ds	cc.dl	a.mil			
				APPRC	VED	BY														
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS			Michael A. Frye				MICROCIRCUIT, LINEAR, CMOS ARINC BUS INTERFACE, MONOLITHIC SILICON													
AND AGEN				DRAWI	NG AF	PPRO	VAL D	ATE												
DEPARTMENT OF DEFENSE					88-04	4-21														
AM	SC N/A	\		REVISIO	ON LE					_	ZE		GE CC				5962-	8688	0	
						С	;						67268	5					-	
					SHEET 1 OF 14															

DSCC FORM 2233 APR 97

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:

	21		A lead finish ee 1.2.3)				
1.2.1 <u>Device types</u> . The device	· · · ·	, , , , , , , , , , , , , , , , , , ,	σσ τ.2.3 <i>j</i>				
Device type	Generic number		Circuit function				
01 02	HS3282 HI8282		CMOS ARINC bus interfa	—			
1.2.2 <u>Case outlines</u> . The case o	utlines are as designated i	n MIL-STD-1835 a	and as follows:				
Outline letter De	scriptive designator	Terminals	Package style				
Q CE X	PIP2-T40 or GDIP1-T40 CQCC1-N44	40 44	dual-in-line square leadless chip	carrier			
1.2.3 Lead finish. The lead finisl	n is as specified in MIL-PR	F-38535, appendi	к А.				
1.3 Absolute maximum ratings.	<u>2</u> /						
Supply voltage (V_{CC})7.0 V dcVoltage at any pin (except 2, 3, 4, and 5) $GND - 0.3 V dc$ to $V_{CC} + 0.3 V dc$ Voltage at pins 2, 3, 4, and 5 $-29 V dc$ to $+29 V dc$ Storage temperature range (Tstg) $-65^{\circ}C$ to $+150^{\circ}C$ Power dissipation (P _D): $1.875 W at +25^{\circ}C 3/2$							
Case X Maximum junction temperature Thermal resistance, junction-to	e (T _J) -case (θ _{JC})		+175°C				
1.4 <u>Recommended operating co</u> Supply voltage (V _{CC}) Ambient operating temperature ARINC inputs: Logic "1" input voltage (V _{IH}). Logic "0" input voltage (V _{IL}). Null input voltage (V _{IN}) Common mode voltage (V _{CH})	c maximum dc maximum						
 <u>1</u>/ This circuit was designed to be compatible with the Aeronautical Radio, Incorporated (ARINC), specification 429 serial communications protocol. The applicable specifications are designed in this drawing. <u>2</u>/ All voltages are referenced to V_{SS}. <u>3</u>/ Derate above +25°C, 12.5 mW/°C for case Q and 8.3 mW/°C for case X. 							
STANDA MICROCIRCUIT		SIZE A		5962-86880			
DEFENSE SUPPLY CEN COLUMBUS, OHIO	TER COLUMBUS		REVISION LEVEL C	SHEET 2			
DSCC FORM 2234							

1.4 <u>Recommended operating conditions</u> - continued.

Bi-directional inputs:	
Logic "1" input voltage (V _{II})	2.1 V dc minimum
Logic "0" input voltage (VIL)	0.7 V dc maximum
All other inputs:	
Logic "1" input voltage (V _{III})	3.5 V dc minimum
Logic "0" input voltage (VIL)	0.7 V dc maximum

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 -	List of Standard Microcircuit Drawings.
MIL-HDBK-780 -	Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86880
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 3

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Block diagram. The block diagram shall be as specified on figure 2.

3.2.4 Switching waveforms. The switching waveforms shall be as specified on figure 3.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the ambient operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change</u>. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86880
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 4

	٢	TABLE I. Electrical performance	e characteristic:	<u>s</u> .			
Test	Symbol	$\begin{array}{c} Conditions \\ -55^{\circ}C \leq T_A \leq +125^{\circ}C \\ \text{unless otherwise specified} \end{array}$	Group A subgroups	Device type	Lir	nits	Unit
	 		ļ		Min	Max	
Logic "1" output	V _{OH}	I_{OH} = -1.5 mA, V_{CC} = 5.0 V	1, 2, 3	All	2.7		V
Logic "0" output	V _{OL}	$I_{OH} = 1.8 \text{ mA}, V_{CC} = 5.0 \text{ V}$	1, 2, 3	All		0.4	V
Output capacitance	Co	T _A = +25°C <u>1</u> /	4	All		15	pF
Supply current (standby)	I _{CC1}	$V_{CC} = 5.25 \text{ V}, \text{ V}_{IN} = 0 \text{ V}$	1, 2, 3	All	 	20	mA
Supply current (operation)	I _{CC2}	V _{CC} = 5.25 V <u>2</u> /	1, 2, 3	All		20	mA
Input leakage <u>3</u> /	ΙιL	V _{IN} = 0 V	1, 2, 3	01	-75		μΑ
		V _{IN} = 0 V, maximum pull-up current		02	-20		
	IH	V _{IN} = V _{CC}	1, 2, 3	All	 	10	μΑ
Input leakage (bi-directional input)	lı –	$0 \ V \leq V_{IN} \leq V_{CC}$	1, 2, 3	All	-1.5	1.5	μΑ
Input leakage (ARINC input)	ΙιL	V _{IN} = 0 V	1, 2, 3	All	-450		μΑ
	IIH	V _{IN} = V _{IH}	1, 2, 3	01		200	μΑ
		$V_{CC} = 5.25 \text{ V}, \text{V}_{\text{IN}} = \text{V}_{CC}$	1	02		200	
Input impedance to V _{CC} (ARINC input)	R _H		4, 5, 6	All	12		kΩ
Input capacitance to V _{CC} (ARINC input)	Сн	$T_{A} = +25^{\circ}C \ 1/$	4	All		20	pF
Input capacitance to GND (ARINC input)	C _G	$T_{A} = +25^{\circ}C \ 1/$	4	All		20	pF
Differential input impedance (ARINC input)	Rı		4, 5, 6	All	12		kΩ
Input capacitance (all other inputs)	Cı	$T_{A} = +25^{\circ}C \ \underline{1}/$	4	All		25	pF
Input impedance to GND (ARINC input)	R _G		4, 5, 6	All	12		kΩ
Differential input capacitance (ARINC input)	Cı	$T_A = +25^{\circ}C \ 1/$	4	All		20	pF
Clock frequency	Fc	$V_{CC} = 4.75 \text{ V} \text{ and } 5.25 \text{ V},$ 50% duty cycle <u>5</u> /	7, 8	All		1	MHz
Data rate	F _D	V_{CC} = 4.75 V and 5.25 V	7, 8	All		100	kHz

See footnotes at end of table.

MICROCIRCUIT DRAWING						
DEFENSE SUPPLY CENTER COLUMBUS						
COLUMBUS, OHIO 43216-5000						

SIZE A		5962-86880
	REVISION LEVEL C	SHEET 5

	TABLE	Electrica	<u>al performa</u>	nce chara	acteristics - c	ontinued.			
Test	$\begin{array}{ c c c } & & Conditions & \underline{4}, \\ \hline Symbol & -55^\circ C \leq T_A \leq +12 \\ unless \ otherwise \ specement \\ \end{array}$			5°C	Group A subgroups	Device type	Lin	nits	Unit
					_		Min	Max	L
Data select to data enable time	tselen	See figure	ə 3		9, 10, 11	All	20		ns
Output data disable time	t _{DATAEN}	See figure	ə 3 <u>1</u> /		9, 10, 11	01		80	ns
						02		150	L
Control word register strobe pulse width	t _{CWSTR}	See figure	э 3		9, 10, 11	All	130		ns
Transmitter ready delay time	t _{TX/R}	See figure	ə 3		9, 10, 11	All		840	ns
Data word setup time	t _{DWSET}	See figure	ə 3		9, 10, 11	All	110		ns
Data word hold time	t _{DWHLD}	See figure	e 3		9, 10, 11	01	0		ns
						02	20		I
Enable transmit to output data valid time	t _{endat}	See figure 3	FD = 12.	5 kbps	9, 10, 11	All		200	μs
			FD = 100) kbps				25	I
Output data bit time	t _{віт}	See figure 3	FD = 12.	5 kbps	9, 10, 11	All	39.6	40.4	μs
			FD = 100) kbps			4.95	5.05	I
Output data null time	t _{NUL}	See figure 3	FD = 12.	5 kbps	9, 10, 11	All	39.6	40.4	μs
			FD = 100) kbps			4.95	5.05	I
Data transmission word to t _{X/R} set time	t _{DTX/R}	See figure	See figure 3		9, 10, 11	01		400	ns
		See figure 3	FD = 12.	5 kbps		02		38.5	μs
			FD = 100) kbps				3.5	I
Enable transmit turnoff time	t _{ENTXR}	See figure	e 3		9, 10, 11	All	0		ns
Data word gap time	t _{GAP}	See figure 3	FD = 12.	5 kbps	9, 10, 11	All	316.8	323.2	μs
			FD = 100) kbps			39.6	40.4	
Data enable to parallel load delay time	t _{ENPL}	See figure	See figure 3		9, 10, 11	All	0		ns
Data enable hold for parallel hold time	t _{PLEN}	See figure	ə 3		9, 10, 11	All	0		ns
See footnotes at end of table.									
STAN MICROCIRCU		ZE A			5962-86880				

REVISION LEVEL

С

SHEET

6

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

TABLE I. Electrical performance characteristics - continued.								
Test	Symbol	$\begin{array}{l} Conditions \underline{4}/\\ -55^\circ C \leq T_A \leq +125^\circ C\\ unless \ otherwise \ specified \end{array}$		Group A Devic subgroups type				Unit
	<u> </u>					Min	Max	
Enable transmit delay time	t _{TX/REN}	See figure	3	9, 10, 11	All	0		ns
Control word setup time	t _{CWSET}	See figure	€ 3	9, 10, 11	01	130		ns
					02	140		
Control word hold time	t _{CWHLD}	See figure	3	9, 10, 11	01	0		ns
					02	40		
Parallel load pulse width	t _{PL}	See figure	≥3	9, 10, 11	All	200		ns
Parallel load 1 to parallel 2 delay	t _{PL12}	See figure	∋ 3	9, 10, 11	All	0		ns
Clock rise time	t _{LHC}	See figure 3 <u>1</u> /		9, 10, 11	01		10	ns
Master reset pulse width	t _{MR}	See figure	∋ 3	9, 10, 11	01	200		ns
					02	400		
Receiver device ready time from 32 ND data bit	t _{D/R2}	See figure 3	FD = 12.5 kbps	9, 10, 11	All		128	μs
		<u>6</u> /	FD = 100 kbps	1			16	
Device ready to enable time	t _{D/REN}	See figure 3		9, 10, 11	All	0		ns
Data enable pulse width	t _{EN}	See figure	≥3	9, 10, 11	01	200		ns
					02	240		
Data enable to data enable time	t _{ENEN}	See figure	∋ 3	9, 10, 11	All	50		ns
Data enable to device ready time	t _{EN/R}	See figure	See figure 3		All		200	ns
Output data valid to enable time	t _{endata}	See figure	See figure 3		All		200	ns
Data enable to data select time	t _{ENSEL}	See figure	e 3	9, 10, 11	01	20		ns
					02	50		
1/Guaranteed but only tested initially and after design changes.2/ $V_{IN} = Logic$ "1" for all inputs except pins 8 and 33 which are logic "0".3/For case Q: Pins 8, 9, 10, 28, 29, 33, 34, 37, and 39.For case X: Pins 10, 11, 12, 31, 32, 36, 37, 41, and 43.4/AC test conditions: $V_{CC} = 5.0 V$.5/60 to 40 percent duty cycle is acceptable.6/Same delay for 25-bit word format. Device 01 only.								

SIZE

Α

REVISION LEVEL

С

5962-86880

7

SHEET

DSCC FORM 2234 APR 97

STANDARD

MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS


COLUMBUS, OHIO 43216-5000


Device types	01 and 02	
Case outlines	Q	х
Terminal number	Terminal	symbol
1	V _{CC}	Vcc
2	429D11(A)	429D11(A)
3	429D11(B)	429D11(B)
4	429D12(A)	429D12(A)
5	429D12(B)	429D12(B)
6	D/R1	N/C
7	D/R2	N/C
8	SEL	 D/R1
9	EN1	D/R2
10	EN2	SEL
11	BD15	EN1
12	BD14	EN2
13	BD13	BD15
14	BD12	BD14
15	BD11	BD13
16	BD10	BD12
17	BD09	BD11
18	BD08	N/C
19	BD07	BD10
20	BD06	BD09
21	GND	BD08
22	BD05	BD07


Device types	01 and 02	
Case outlines	Q	х
Terminal number	Terminal	symbol
23	BD04	BD06
24	BD03	GND
25	BD02	BD05
26	BD01	BD04
27	BD00	BD03
28	PL1	BD02
29	PL2	BD01
30	TX/R	BD00
31	429D0	PL1
32	429D0	PL2
33	ENTX	TX/R
34	CWSTR	429D0
35	N/C	429D0
36	N/C	ENTX
37	CLK	CWSTR
38	TX CLK	N/C
39	MR	N/C
40	N/C	N/C
41		CLK
42		TX CLK
43		MR
44		N/C


FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86880
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	8









4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MIL-STD-883 test requirements	Subgroups (in accordance with
	MIL-STD-883, method 5005,
	table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 9
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

TABLE II. Electrical test requirements.

* PDA applies to subgroup 1.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. Sample size is 15 devices, all input and output terminals tested, and no failures.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86880
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 13

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86880
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	14

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 03-09-12

Approved sources of supply for SMD 5962-86880 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-8688001QA	34371	HS1-3282/883
5962-8688001XA	34371	HS4-3282/883
5962-8688002QA	44270	HI-8282CM-03
5962-8688002XA	<u>3</u> /	HI-8282SM-01

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>	Vendor name and address
34371	Intersil Corporation 2401 Palm Bay Blvd PO Box 883 Melbourne, FL 32902-0883
44270	Holt Integrated Circuits, Inc. 23351 Madero Mission Viejo, CA 92691-2730

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.