
LTR								F	REVISI	ONS										
					Γ	DESCR	IPTIO	N					C	DATE (YR-MO-D	A)		APPR	OVED	
A	to ta pulse max limit	ble I: (e width limit fre	Dutput , PW _{IR} om (t _{cy} , 05.5 to	o refere low vo $_{Q}$, char $_{c}$ + 320 o 95.5. out.	ltage, o nged ur 00) to	change hit from (t _{cvc} + 4	d l _{o∟} fr i ns to i0000)	om -1.0 t _{cyc} ; coi ; delay	6 mA to nversio time, t	o 1.6 m on time, _{ASED} , ch	A; inte chang nangeo	errupt ged		92-1	2-04		M	onica L	Poelk	ing
В	Upda char	ate boil	lerplate roughc	e to the out	requir TVN	ements	s of MI	L-PRF-	-38535	. Edito	rial			02-0)2-15		Т	homas	M. He	SS
С	Upda	ate boil	lerplate	e to cur	rent M	IL-PRF	-3853	5 requi	rement	is C	FS			08-0	01-09		Т	homas	M. He	SS
				1	I	I			I	I		I	I	1	1			1	1	
REV																				
SHEET																				
SHEET REV	C 15	C 16	C 17	C 18	C 19	C 20	C 21	C 22	C 23	C 24	C 25	C 26	C 27	C 28	C 29	C 30	C 31	C 32	C 33	C 34
SHEET	15	C 16	C 17	C 18 RE\	19	C 20	C 21 C	C 22 C	C 23 C	C 24 C	C 25 C	C 26 C	C 27 C	C 28 C	C 29 C	C 30 C	C 31 C	C 32 C	C 33 C	C 34 C
SHEET REV SHEET	15		-	18	19 /		21	22	23	24	25	26	27	28	29	30	31	32	33	34
SHEET REV SHEET REV STATUS	15		-	18 RE\ SHE	19 /	20 D BY	21 C	22 C	23 C	24 C	25 C 5	26 C 6 EFEN	27 C 7 SE S	28 C 8 UPPL	29 C 9 Y CE	30 C 10 NTER	31 C 11	32 C 12	33 C 13	34 C
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA	15 S NDA	16 RD	17	18 RE\ SHE PRE	19 / ET	20 D BY Tim F BY	21 C 1	22 C	23 C	24 C	25 C 5	26 C 6 EFEN	27 C 7 SE S OLUM	28 C 8 UPPL	29 C 9 Y CE OHIO	30 C 10 NTER	31 C 11 218-39	32 C 12	33 C 13	34 C
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A		16 RD CUIT IG	17	18 RE\ SHE PRE CHE	19 / EET PAREI	20 D BY Tim H BY Tim H	21 C 1 I. Noh	22 C 2	23 C	24 C 4	25 C 5 D	26 C 6 EFEN C(27 C 7 SE SI DLUM http	28 C 8 UPPL IBUS, p://ww	29 C 9 .Y CE , OHIC , W.ds	30 C 10 NTER D 432 cc.dla	31 C 11 218-39 a.mil	32 C 12 UMBI 990	33 C 13 US	34 C 14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A PMIC N/A STA MICRO DRAWI FOR L	15 S NDA DCIR AWIN NG IS A JSE BY RTMEN	16 RD CUIT IG AVAILA ALL VTS	BLE	18 RE\ SHE PRE CHE	19 / EET PAREI CKED ROVE	20 D BY Tim H BY Tim H D BY liam K.	21 C 1 I. Noh I. Noh	22 C 2	23 C	24 C 4	25 C 5 D	26 C 6 EFEN C(27 C 7 SE SI DLUM http	28 C 8 UPPL IBUS, p://ww	29 C 9 .Y CE , OHIC , W.ds	30 C 10 NTER D 432 cc.dla	31 C 11 C C 218-39 a.mil	32 C 12 UMBI 990	33 C 13 US	34 C 14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A PMIC N/A STA MICRO DRAWI FOR U	15 NDA DCIR AWIN NG IS <i>P</i> JSE BY RTMEN NCIES	16 RD CUIT IG AVAILA ALL NTS OF TH	BLE E	18 RE\ SHE PRE CHE APP DRA	19 / EET PAREI CKED ROVEI Wil	20 D BY Tim H BY Tim H D BY liam K.	21 C 1 I. Noh I. Noh . Heckr OVAL 0-11	22 C 2	23 C	24 C 4 MIC MIC SIZE	25 C 5 D	26 C 6 EFEN CO IRCUI	27 C 7 SE SI DLUW http ROLUE	28 C 8 UPPL IBUS, p://ww GITAL ER, M	29 C 9 .Y CE , OHIC , W.ds	30 C 10 NTER D 432 cc.dla	31 C 11 218-39 a.mil EED (C SILI	32 C 12 UMBI 990	33 C 13 US	34 C 14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A PMIC N/A STA MICRO DRA THIS DRAWI FOR U DEPA AND AGE DEPARTME	15 NDA DCIR AWIN NG IS <i>P</i> JSE BY RTMEN NCIES	16 RD CUIT IG ALL NTS OF TH DEFEN	BLE E	18 RE\ SHE PRE CHE APP DRA	19 / EET PAREI CKED ROVEI Wil	20 D BY Tim H BY Tim H D BY liam K. APPR 90-1 LEVEL	21 C 1 I. Noh I. Noh . Heckr OVAL 0-11	22 C 2	23 C	24 C 4 MIC MIC	25 C 5 D	26 C 6 EFEN CC IRCUI ONTF	27 C 7 SE SI DLUM http	28 C 8 UPPL IBUS, p://ww GITAL ER, M	29 C 9 Y CE , OHIC /w.ds	30 C 10 NTER D 432 cc.dla	31 C 11 218-39 a.mil EED (C SILI	32 C 12 UMBI 990	33 C 13 US	34 C 14

1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103	-	List o	of S	tar	ndard	Mic	rc	ociro	cuit	Drawings.	

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or <u>http://assist.daps.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein and on figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 Block diagram. The block diagram shall be as specified on figure 3.

3.2.4 <u>Test circuit and switching waveforms</u>. The test circuit and switching waveforms shall be as specified on figure 4.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	3

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.7 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Processing EEPROMS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

3.10.1 <u>Erasure of EEPROM</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.

3.10.2 <u>Programmability of EEPROM</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5.

3.10.3 <u>Verification of erasure or programmability of EEPROM</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	4

	TABLE	I. <u>Electric</u>	cal performance character	istics.			
	Test	Symbol	$\begin{array}{c} \text{Conditions} \\ \text{+4.5 V} \leq \text{V}_{\text{DD}} \leq \text{+5.5 V} \\ \text{V}_{\text{SS}} = 0 \text{ V dc} \end{array}$	Group A subgroups		nits	Unit
			$-55^{\circ}C \le T_C \le +125^{\circ}C$		Min	Max	
Output high voltage RESET , XTAL, a		V _{OH}	$I_{OH} = -0.8 \text{ mA}$ $V_{DD} = 4.5 \text{ V} \underline{1}/$	1, 2, 3	V _{DD} -0.8		V
Output low voltage;	all outputs except XTAL	V _{OL}	I _{OL} = 1.6 mA V _{DD} = 4.5 V	1, 2, 3		0.4	V
Input high voltage	All inputs except RESET	V _{IH}	V _{DD} = 4.5 V	1, 2, 3	0.7V _{DD}	V _{DD}	V
	RESET				$0.8V_{DD}$	V _{DD}	
Input low voltage; a	II inputs	V _{IL}	V _{DD} = 4.5 V	1, 2, 3	V _{SS}	$0.2V_{DD}$	V
I/O port, three-state leakage, PA3, PA7, PC0-PC7, PD0-PD5, AS/STRA, MODA/LIR, RESET		I _{oz}	$V_{DD} = 5.5 V$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	1, 2, 3		±10	μΑ
Input current			$V_{DD} = 5.5 V$ $V_{IN} = V_{DD} \text{ or } V_{SS}$	1, 2, 3		±1	μA
	MODB/V _{stby}		$\underline{2}$			±10	
RAM standby voltage powerdown		V _{SB}		1, 2, 3	4.0	V _{DD}	V
RAM standby curre	RAM standby current powerdown			1, 2, 3		20	μΑ
Total supply current	RUN:	I _{DD}	$V_{DD} = 5.5 V$ Single chip	1, 2, 3		20	mA
<u>3</u> /			$V_{DD} = 5.5 V$ Expanded multiplexed			30	
	WAIT: All peripheral functions	WI _{DD}	$V_{DD} = 5.5 V$ Single chip	1, 2, 3		10	mA
	shut down		$V_{DD} = 5.5 V$ Expanded multiplexed			15	
	STOP: No clocks	SI _{DD}	$V_{DD} = 5.5 V$ Single chip	1, 2, 3		300	μA
Input capacitance	PA0-PA2, PE0-PE7, EXTAL, IRQ , XIRQ	C _{IN}	$V_{IN} = 0 V$ $f_{IN} = 1 MHz$ See 4.3.1b	4		8	pF
	PA7, PA3, PC0-PC7, PD0-PD5, AS/STRA, MODA/LIR, RESET					14	
Functional test			V _{DD} = 4.5 V, 5.5 V	7, 8			
See footnotes at er	d of table.	1	1		1	1	<u> </u>
місе	STANDARD ROCIRCUIT DRAWING	2	SIZE A			5962-8	39527
DEFENSE	SUPPLY CENTER COLUM JMBUS, OHIO 43218-3990	IBUS		REVISION LEVE C	iL	SHEET 5	
SCC FORM 2234					1		

	Test	Symbol	$\begin{array}{c} \text{Condit} \\ \text{+4.5 V} \leq \text{V}_{\text{D}} \end{array}$	_D ≤ + 5.5 V	Group A subgroups	Lim	nits	Unit
			$\label{eq:VSS} \begin{array}{l} V_{SS} = 0 \\ -55^{\circ}C \leq T_{C} \end{array}$			Min	Max	
		Ċ	Control timing					•
Frequency of operati	on	f _o	V _{DD} = 4.5 V	1.0 MHz	9, 10, 11	0	1.0	MHz
			See figure 4.	2.1 MHz		0	2.1	
E clock period		t _{cyc}		1.0 MHz	9, 10, 11	1000.0		ns
				2.1 MHz		476.0		
Crystal frequency		f _{XTAL}		1.0 MHz	9, 10, 11		4.0	MHz
				2.1 MHz			8.4	
External oscillator frequency		f _{OEX}		1.0 MHz	9, 10, 11	0	4.0	MHz
				2.1 MHz		0	8.4	
Processor control setup		t _{PCS}		1.0 MHz	9, 10, 11	200.0		ns
				2.1 MHz		69.0		
Reset input pulse	To guarantee external	PW _{RSTL}		1.0 MHz	9, 10, 11	8.0		t _{cyc}
width	reset vector <u>4</u> /			2.1 MHz		8.0		
	Minimum input time			1.0 MHz	9, 10, 11	1.0		
	may be preempted by internal reset			2.1 MHz		1.0		
Mode programming	setup time	t _{MPS}		1.0 MHz	9, 10, 11	2.0		t _{cyc}
				2.1 MHz		2.0		
Mode programming I	nold time	t _{MPH}		1.0 MHz	9, 10, 11	0.0		ns
				2.1 MHz		0.0		
Interrupt pulse width	IRQ edge sensitive	PWIRQ		1.0 MHz	9, 10, 11	2.0		t _{cyc}
mode	0			2.1 MHz	-	2.0		
Wait recovery startur	o time	t _{WRS}		1.0 MHz	9, 10, 11		4.0	t _{cyc}
				2.1 MHz]		4.0	
Timer pulse width inp	out capture, pulse	PW _{TIM}]	1.0 MHz	9, 10, 11	1020.0		ns
accumulator input				2.1 MHz		496.0		1

otrical - 1-~ . . .

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	6

	Test	Symbol	Condi		Group A	Lim	nits	Unit
			+4.5 V \leq V _D V _{SS} = 0 -55°C \leq T _C	V dc	subgroups	Min	Max	
		Periphe	eral port timing	<u>5</u> /				
Frequency of operati	on (E clock frequency)	f _o	V _{DD} = 4.5 V	1.0 MHz	9, 10, 11	1.0	1.0	MHz
			See figure 4	2.1 MHz		2.1	2.1	
E clock period		t _{cyc}		1.0 MHz	9, 10, 11	1000.0		ns
				2.1 MHz		476.0		
Peripheral data setur		t _{PDSU}		1.0 MHz	9, 10, 11	100.0		ns
ports A, C, D, and E	Ξ			2.1 MHz		100.0		
Peripheral data hold		t _{PDH}		1.0 MHz	9, 10, 11	50.0		ns
ports A, C, D, and E	Ξ			2.1 MHz		50.0		
Delay time, peripheral data write MCU write to port A MCU write to port B,		t _{PWD}	1	1.0 MHz	9, 10, 11		175.0	ns
				2.1 MHz	z		175.0	
				1.0 MHz	9, 10, 11		340.0	
C, and D				2.1 MHz	-		209.0	
Input data setup time	e (port C)	t _{IS}		1.0 MHz	9, 10, 11	60.0		ns
				2.1 MHz	-	60.0		
Input data hold time	(port C)	t _{IH}		1.0 MHz	9, 10, 11	100.0		ns
				2.1 MHz	-	100.0		
Delay time, E fall to S	STRB	t _{DEB}		1.0 MHz	9, 10, 11		350.0	ns
				2.1 MHz	-		219.0	
Setup time, STRA as	sserted to E fall <u>6</u> /	t _{AES}		1.0 MHz	9, 10, 11	0.0		ns
				2.1 MHz		0.0		
Delay time, STRA as	serted to port C,	t _{PCD}		1.0 MHz 2.1 MHz 1.0 MHz	9, 10, 11		100.0	ns
data output valid					-		100.0	
Hold time, STRA neg	gated to port C data	t _{PCH}			9, 10, 11	10.0		ns
				2.1 MHz		10.0		
Three-state hold time	9	t _{PCZ}		1.0 MHz	9, 10, 11		150.0	ns
				2.1 MHz			150.0	

REVISION LEVEL

SHEET

7

DSCC FORM 2234 APR 97

DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43218-3990

	TA	ABLE I. <u>El</u>	ectrical performar	nce characteristics	- Continued.			
Te	est	Symbol	+4.5 V ≤	Display="block">Display="block" block">Display= 0 block $S = 0 V dc$	Group A subgroups	Lir	nits	Unit
			-55°C ≤	≤ T _C ≤ +125°C ≤ E ≤ 2.1 MHz		Min	Max	
			A/D co	nverter				
Resolution		RES	Number of bits r	esolved by the A/D	4, 5, 6	8		Bits
Non-linearity		NLI	Maximum deviat A/D transfer cha	tion from the ideal a racteristics	ind 4, 5, 6		±1/2	LSB
Zero error		ZER		veen the output of an ual A/D for zero inp			±1/2	LSB
Full-scale error		FSE		een the output of an ual A/D for full-scale			±1/2	LSB
Total unadjusted	error	TUE	Maximum sum of error, and full-so	4, 5, 6		±1/2	LSB	
Quantization error	r	QTE	Uncertainty due resolution	to converter	4, 5, 6		±1/2	LSB
Absolute accuracy	Absolute accuracy		Difference betwee voltage and the equivalent of the all error sources			±1	LSB	
Conversion range	1	COR	Analog input vol	4, 5, 6	V_{RL}	V_{RH}	V	
Maximum analog	reference voltage	V_{RH}	<u>7</u> /	4, 5, 6	V _{RL}	V _{DD} +0.1	V	
Minimum analog r	eference voltage	V_{RL}	<u>7</u> /	4, 5, 6	V _{SS} -0.1	V_{RH}	V	
$\begin{array}{c} \mbox{Minimum difference} \\ \mbox{V}_{\rm RH} \mbox{ and } \mbox{V}_{\rm RL} \end{array}$	ce between	ΔV_R	<u>7</u> /	4, 5, 6	3		V	
Conversion time	E clock	CONT	Total time to per		4, 5, 6		32 <u>8</u> /	t _{cyc}
	Internal RC oscillator <u>8</u> /		analog-to-digital	conversion			t _{cyc} +40000	ns
Monotonicity		MON		Ilt never decreases in input voltage and codes <u>9</u> /	4, 5, 6 d			
Zero input reading	9	ZIR	Conversion resu	It when $V_{IN} = V_{RL}$	4, 5, 6	00		Hex
Full scale reading		FSR	Conversion resu	It when $V_{IN} = V_{RH}$	4, 5, 6		FF	Hex
Sample	E clock <u>10</u> /	SAT	• •	quisition sampling	4, 5, 6	12		t _{cyc}
acquisition time	Internal RC oscillator <u>11</u> /		time				12	μS
Input leakage	PE0-PE7	I _{IN}	Input leakage or	n A/D pins	9, 10, 11		400	nA
	V _{RL} , V _{RH}	1					1.0	μA
See footnotes at	end of table.							
міс	STANDAR ROCIRCUIT D		G	SIZE A			5962-8	39527
DEFENS	E SUPPLY CENT LUMBUS, OHIO	ER COLUI	MBUS		REVISION LEVE C	EL	SHEET 8	}

Test	Symbol		nditions $V_{DD} \le +5.5 \text{ V}$	Group A subgroups	Lin	nits	Unit
		V _{SS}	+0.5 v = 0 V dc T _C ≤ +125°C	bubgroups	Min	Max	
		Expansion I	ous timing				
Frequency of operation (E clock	f _o	V _{DD} = 4.5 V	1.0 MH	z 9, 10, 11	1.0	1.0	MHz
frequency)		See figure 4	2.1 MH	Z	2.1	2.1	
Cycle time	t _{cyc}		1.0 MH	z 9, 10, 11	1000.0		ns
			2.1 MH	z	476.0		
Pulse width, E low	PW _{EL}		1.0 MH	z 9, 10, 11	477.0		ns
			2.1 MH	z	215.0		
Pulse width, E high	PW _{EH}		1.0 MHz	z 9, 10, 11	472.0		ns
			2.1 MH	z	210.0		
E and AS rise time	t _r		1.0 MH	z 9, 10, 11		20.0	ns
			2.1 MH	z		20.0	
E and AS fall time	t _f		1.0 MH	z 9, 10, 11		20.0	ns
			2.1 MH	z		20.0	
Address hold time	t _{AH}		1.0 MH	z 9, 10, 11	95.5		ns
			2.1 MH	z	30.0		
Non-muxed address valid time	t _{AV}		1.0 MH	z 9, 10, 11	281.5		ns
to E rise <u>8</u> /			2.1 MH	z	85.0		
Read data setup time	t _{DSR}		1.0 MH	z 9, 10, 11	30.0		ns
			2.1 MH	z	30.0		
Read data hold time	t _{DHR}		1.0 MH	z 9, 10, 11	10.0	145.5	ns
			2.1 MH	z	10.0	80.0	
Write data delay time 8a/	t _{DDW}		1.0 MH	z 9, 10, 11		190.5	ns
			2.1 MH	z		125.0	
Write data hold time <u>8a/</u>	t _{DHW}		1.0 MH	z 9, 10, 11	95.5		ns
			2.1 MH	z	30.0		
Muxed address valid time to	t _{AVM}		1.0 MH	z 9, 10, 11	271.5		ns
E rise <u>8b</u> /			2.1 MH	z	75.0		
Muxed address valid time to	t _{ASL}		1.0 MHz	z 9, 10, 11	151.0		ns
AS fall			2.1 MH	z	20.0		
Muxed address hold time <u>8b</u> /	t _{AHL}		1.0 MH	z 9, 10, 11	95.5		ns
			2.1 MH	z	30.0		
See footnotes at end of table.							
STANDA MICROCIRCUIT		G	SIZE A			5962-8	89527
DEFENSE SUPPLY CEN COLUMBUS, OHIO	TER COLUI	MBUS		REVISION LEVE C	iL	SHEET)

Test		Symbol	Condi +4.5 V ≤ V _E	_{DD} ≤ + 5.5 V	Group A subgroups	Lin	nits	Unit
			V_{SS} = 0 -55°C \leq T _C			Min	Max	
			Expansion bus timing	g - Continued			1	
Delay time, E to AS rise	e <u>8b</u> /	t _{ASD}	$V_{DD} = 4.5 V$	1.0 MHz	9, 10, 11	115.5		ns
			See figure 4	2.1 MHz		50.0		
Pulse width, AS high		PW_{ASH}		1.0 MHz	9, 10, 11	221.0		ns
				2.1 MHz		90.0		
Delay time, AS to E rise	e <u>8b</u> /	t _{ASED}		1.0 MHz	9, 10, 11	95.5		ns
				2.1 MHz		40.0		
MPU address access ti	me <u>8b</u> /	t _{ACCA}		1.0 MHz	9, 10, 11	733.5		ns
				2.1 MHz		275.0		
MPU access time		t _{ACCE}		1.0 MHz	9, 10, 11		442.0	ns
				2.1 MHz			180.0	
Muxed address delay (p		t _{MAD}		1.0 MHz	9, 10, 11	145.5		ns
cycle MPU read) <u>8a</u> /				2.1 MHz		80.0		
		S	erial peripheral interf	ace (SPI) timing				
Operating frequency	Master	f _{op(m)}	$V_{DD} = 4.5 V$		9, 10, 11	0	0.5	MHz
	Slave	f _{op(s)}	See figure 4			0	2.1	
Cycle time	Master	t _{cyc(m)}			9, 10, 11	2.0		t _{cyc}
	Slave	t _{cyc(s)}				480		ns
Enable lead time	Master	$\mathbf{t}_{\text{lead}(m)}$			9, 10, 11	<u>12</u> /		ns
	Slave	$t_{\text{lead}(s)}$				240		
Enable lag time	Master	t _{lag(m)}			9, 10, 11	<u>12</u> /		ns
	Slave	t _{lag(s)}				240		
Clock (SCK) high time	Master	t _{w(SCKH)} m			9, 10, 11	340		ns
	Slave	t _{w(SCKH)s}				190		
Clock (SCK) low	Master	$t_{w(\text{SCKL})\text{m}}$			9, 10, 11	340		ns
time	Slave	$t_{w(\text{SCKL})\text{s}}$				190		
Data setup time	Master	t _{su(m)}			9, 10, 11	100		ns
	Slave	t _{su(s)}				100		
Data hold time	Master	t _{h(m)}			9, 10, 11	100		ns
	Slave	t _{h(s)}				100		
See footnotes at end of	table.							
				SIZE A			5962-8	39527
DEFENSE SUI	DIRCUIT I PPLY CENT US, OHIO	ER COLUI	MBUS		REVISION LEVE C	L	SHEET	

	Test	Symbol			Group A subgroups	Limits		Unit
						Min	Max	
	Serial pe	ripheral in	terface (SPI) ti	ming – Contin	ued			
· · ·	me to data active edance state) slave	t _a	$V_{DD} = 4.5 V$ See figure 4		9, 10, 11	0	120	ns
Disable time (hold time to high-impedance state) slave		t _{dis}			9, 10, 11		240	ns
Data valid (after enable edge) <u>13</u> /		t _{v(s)}			9, 10, 11		240	ns
Data hold time (outputs, after enable edge)		t _{ho}			9, 10, 11	0		ns
Rise time	SCK, MOSI, and MISO	t _{rm}	$V_{DD} = 4.5 V$ See figure 4	20% V _{DD} to	9, 10, 11		100	ns
<u>9</u> /	SCK, MOSI, MISO, and \overline{SS}	t _{rs}			70% V _{DD} C _L = 200 pF			2.0
Fall time	SCK, MOSI, and MISO	t _{fm}		$\begin{array}{c c} 70\% \ V_{DD} \ to & 9, \ 10\\ 20\% \ V_{DD} & \\ C_L = 200 \ pF \end{array}$	9, 10, 11		100	ns
<u>9</u> /	SCK, MOSI, MISO, and \overline{SS}	t _{fs}					2.0	μS
Programming	2.1 MHz <u>14</u> /		V _{DD} = 4.5 V		9, 10, 11	25		ms
time	RC oscillator enabled <u>15</u> /		Not shown			25		
Erase time, byte, row, and bulk					9, 10, 11	25		ms
Write/erase endurance						5000		cycles
Data retention 16/						10		years

<u>1</u>/ V_{OH} specification for RESET and MODA is not applicable because they are open-drain pins. V_{OH} specification not applicable to ports C and D in wire-OR mode.


- 2/ See A/D specification for leakage current for port E.
- <u>3</u>/ All ports configured as inuts, $V_{IL} \le 0.2 \text{ V}$, $V_{IH} \ge V_{DD} 0.2 \text{ V}$, no dc loads, EXTAL driven with a square wave, and $t_{cyc} = 476.5 \text{ ns.}$
- 4/ RESET will be recognized during the first clock cycle it is held low. Internal circuitry then drives the pin low for four clock cycles, releases the pin, and samples the pin level two cycles later to determine the source of the interrupt.
- 5/ Ports C and D timing is valid for active drive (CWOM and DWOM bits not set in PIOC and SPCR registers, respectively).
- 6/ If this setup time is met, STRB will acknowledge in the next cycle. If it is not met, the response may be delayed one more cycle.
- <u>7</u>/ Performance verified down to 2.5 V Δ R, but accuracy is tested and guaranteed at Δ R = 5 V ±10 percent. Source impedances greater than 10 K Ω will adversely affect accuracy, due mainly to input leakage.
- 8/ Input clocks with duty cycles other than 50 percent will affect bus performance. Timing parameters affected by input clock duty cycle are identified by "a" and "b". To recalculate the approximate bus timing values, substitute the following expressions in place of 1/8 t _{cyc} in the above formulas where applicable:
 - a. $(1 dc) \times (1/4 \times t_{cyc})$
 - b. DC x (1/4 x t_{cyc})
 - Where dc is the decimal value of duty cycle percentage (high time).
- 9/ Subgroups 4, 5, and 6 shall be guaranteed for all bits.
- $\underline{10}$ / Absolute (shall be exact value).


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	11

TABLE I. Electrical performance characteristics - Continued.

- 11/ Conversions using internal RC oscillator not tested at -55°C.
- 12/ Signal production depends on software.
- 13/ Assumes 200 pF load on all SPI pins.
- 14/ Programming time tested at 2.1 MHz with internal RC oscillator disabled for all three temperatures.
- 15/ Programming time with internal RC oscillator enabled is tested at 500 KHz. Recommend that internal RC oscillator be used when frequency falls below 1.0 MHz or when temperature exceeds 85°C and frequency falls below 2.0 MHz.
- <u>16</u>/ The 10 years specified is based on an average operating temperature of 70°C.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	12





Symbol	Incl	nes	Millim	ieters		
	Min	Max	Min	Max		
А		.125		3.175		
A1	.018	.035	0.457	0.889		
b	.018	.030	0.457	0.762		
С	.005	.010	0.127	0.254		
D/E	.940	.960	23.88	24.38		
е	.050	BSC	1.27 BSC			
e1	.600	BSC	15.24 BSC			
HD/HE	1.133	1.147	28.78	29.13		
L	.024	.040	0.610	1.016		
N	52		5	2		
R	.011	.034	0.279	0.864		
R1	.009		0.229			

NOTES:

- 1. A terminal 1 identification mark shall be located at the index corner in the shaded area shown. Terminal 1 is located immediately adjacent to and counterclockwise from the index corner. Terminal numbers increase in a counterclockwise direction when viewed as shown.
- 2. Generic lead attach dogleg depiction.
- 3. Dimension N: Number of terminals.
- 4. Corner shapes (square, notch, radius, etc.) may vary from that shown on the drawing. The index corner shall be clearly unique.
- 5. Metric equivalents are given for general information only.
- 6. Controlling dimension: Inch.
- 7. Datums X and Y to be determined where center leads exit the body.
- 8. Dimensions b and c include lead finish.

FIGURE 1. Case Outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	14

Device type		01	
Case outline		Х	
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	PA7/PAI/OC1	25	MODA/LIR
2	PA6/OC2/OC1	26	STRA/AS
3	PA5/OC3/OC1	27	E
4	PA4/OC4/OC1	28	STRB/R/W
5	PA3/OC5/OC1	29	EXTAL
6	PA2/IC1	30	XTAL
7	PA1/IC2	31	PC0/AD0
8	PA0/IC3	32	PC1/AD1
9	PB7/A15	33	PC2/AD2
10	PB6/A14	34	PC3/AD3
11	PB5/A13	35	PC4/AD4
12	PB4/A12	36	PC5/AD5
13	PB3/A11	37	PC6/AD6
14	PB2/A10	38	PC7/AD7
15	PB1/A9	39	RESET
16	PB0/A8	40	XIRQ
17	PE0/AN0	41	IRQ
18	PE1/AN1	42	PD0/RxD
19	PE2/AN2	43	PD1/TxD
20	PE3/AN3	44	PD2/MISO
21	V _{RL}	45	PD3/MOSI
22	V _{RH}	46	PD4/SCK
23	V _{SS}	47	PD5/SS
24	MODB/V _{stby}	48	V _{DD}

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 15


Device type		01	
Case outline		Y	
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	XTAL	27	PA0/IC3
2	PC0/AD0	28	PB7/A15
3	PC1/AD1	29	PB6/A14
4	PC2/AD2	30	PB5/A13
5	PC3/AD3	31	PB4/A12
6	PC4/AD4	32	PB3/A11
7	PC5/AD5	33	PB2/A10
8	PC6/AD6	34	PB1/A9
9	PC7/AD7	35	PB0/A8
10	RESET	36	PE0/AN0
11	XIRQ	37	PE4/AN4
12	IRQ	38	PE1/AN1
13	PD0/RxD	39	PE5/AN5
14	PD1/TxD	40	PE2/AN2
15	PD2/MISO	41	PE6/AN6
16	PD3/MOSI	42	PE3/AN3
17	PD4/SCK	43	PE7/AN7
18	PD5/SS	44	V _{RL}
19	V _{DD}	45	V _{RH}
20	PA7/PAI/OC1	46	V _{SS}
21	PA6/OC2/OC1	47	MODB/V _{stby}
22	PA5/OC3/OC1	48	MODA/ LIR
23	PA4/OC4/OC1	49	STRA/AS
24	PA3/OC5/OC1	50	E
25	PA2/IC1	51	STRB/R/ W
26	PA1/IC2	52	EXTAL


FIGURE 2. <u>Terminal connections</u> - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	16


MODB MODA (^VSTBY) (LIR) XTAL EXTAL E IRQ XIRQ RESET OSC INTERRUPT MODE CONTROL LOGIC CLOCK LOGIC EEPROM 2K BYTES TIMER SYSTEM INTERRUPT COP CPU CORE RAM 256 BYTES PULSE ACCUMULATOR PERIODIC SERIAL PERIPHERAL 0C1 SERIAL COMMUNICATION VDD INTERFACE SPI INTERFACE R/W AS BUS EXPANSION V_{SS} ۲ و ADDRESS/DATA þ ADDRESS a q SCI V _{RH} IC4 STRB STRA _ V_{RL} STROBE AND HANDSHAKE <u>SS</u> SCK MOSI MISD 0C4 0C5 IC1 IC2 IC2 IC2 PA1 0C2 0C3 T X Q X Q X Q X Q PARALLEL I/O A D CONVERTER CONTROL CONTROL PORT A PORT B PORT C PORT D PORT E 11 11 ł 4 4 4 ŧ ŧ f ŧ. i i ÷ ŧ ŧ ŧ 1 ÷ ŧ ŧ Ī 1 ŧ ŧ ŧ 1 ŧ STRB/R/W -STRA/AS -PAO PBO PCO PD5 PDO PC7 PEO PA7 PB7 Б NOT BONDED ON 48-PIN VERSIONS FIGURE 3. Block diagram. SIZE **STANDARD** 5962-89527 Α **MICROCIRCUIT DRAWING** DEFENSE SUPPLY CENTER COLUMBUS **REVISION LEVEL** SHEET COLUMBUS, OHIO 43218-3990 С 17


DSCC FORM 2234 APR 97















DSCC FORM 223 APR 97










NOTE: Measurement points shown are 20 percent and 70 percent V_{DD} .

Waveform	number	references.


Number	Symbol	Number	Symbol	Number	Symbol	Number	Symbol
1	t _{cyc}	2	PW_{EL}	3	PW_{EH}	4	t _r , t _f
9	t _{AH}	12	t _{AV}	17	t _{DSR}	18	t _{DHR}
19	t _{DDW}	21	t _{DHW}	22	t _{AVM}	24	t _{ASL}
25	t _{AHL}	26	t _{ASD}	27	PW_{ASH}	28	t _{ASED}
29	t _{ACCA}	35	t _{ACCE}	36	t _{MAD}		


FIGURE 4. Test circuit and switching waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	26




APR 97





APR 97



NOTE: Not defined but normally LSB of character previously transmitted. SPI SLAVE TIMING (CPHA = 0).

Number	Symbol	Master/slave	Number	Symbol	Master/slave
1	t _{cyc}	m,s	2	t _{lead}	m,s
3	t _{lag}	m,s	4	t _{w(SCKH)}	m,s
5	t _{w(SCKL)}	m,s	6	t _{su}	m,s
7	t _h	m,s	8	t _a	
9	t _{dis}		10	t _v	S
11	t _{ho}		12	t _r	m,s
13	t _f	m,s			

Waveform number references - SPI timing.

FIGURE 4. <u>Test circuit and switching waveforms</u> – Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-89527
		REVISION LEVEL C	SHEET 30

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- c. An endurance/data retention test prior to burn-in, in accordance with method 1033 of MIL-STD-883, shall be included as part of the screening procedure with the following conditions:
 - (1) Cycling may be block, byte, or page at +125°C and shall cycle all bytes for a minimum of 1000 cycles and the devices shall remain at +125°C for 24 hours.
 - (2) After cycling, perform a high temperature unbiased bake for 72 hours at 150°C (minimum). The storage time may be accelerated by using higher temperature in accordance with the Arrhenius Relationship:

 $A_F = \exp(-E_A/K^*(1/T1 - 1/T2))$ where:

 A_F = acceleration factor (unitless quantity) = t_1/t_2

T = temperature in Kelvin

 t_1 = time (hrs) at temperature T1

 $t_2 = time (hrs)$

K = Boltzmann's constant = $8.62 \times 10^{-5} \text{eV/}^{\circ}\text{K}$ using an apparent activation energy (E_A) of 0.6 V.

The maximum storage temperature shall not exceed 200°C for packaged devices or 300°C for unassembled devices.

(3) Read the data retention pattern and test using subgroups 1, 7, and 9 (minimum, e.g., high temperature equivalent subgroups 2, 8A, and 10 may be used) after cycling and bake, prior to burn-in. Devices having bits not in the proper state after storage shall constitute a device failure.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of five devices with zero rejects shall be required.

c. All devices selected for testing shall have the EEPROM programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups C and D testing).

d. Subgroups 7 and 8 shall consist of verifying the EEPROM pattern specified and the instruction set. The instruction set forms a part of the vendor's test tape and shall be maintained and available from the approved source of supply upon request.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	31

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	1, 7, 9
Final electrical test parameters (method 5004)	1*, 2, 3, 5, 6, 7, 8A, 9, 10, 11
Group A test requirements (method 5005)	1*, 2, 3, 4, 5, 6, 7, 8A, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3
Additional electrical subgroups for group C periodic inspections	

* PDA applies to subgroup 1.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. All devices requiring end-point electrical testing shall be programmed with a checkerboard or equivalent alternating bit pattern.
- c. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- d. An endurance test, in accordance with method 1033 of MIL-STD-883, shall be added to group C1 inspection prior to performing the steady-state life test (see 4.3.2c) and extended data retention (see 4.3.2e).

Cycling may be block, byte, or page from devices passing group A after the completion of the requirements of 4.2 herein.

- (1) All bytes shall be cycled for a minimum of 4,000 cycles at +25°C.
- (2) Perform group A subgroups 1 and 7.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-89527
		REVISION LEVEL C	SHEET 32

- e. Extended data retention shall consist of:
 - (1) All devices shall be programmed with a charge on all memory cells in each device, such that the cell will read opposite the state that the cell would read in its equilibrium state (e.g., worst case pattern, see 4.2c(2)).
 - (2) Perform a high temperature unbiased bake for 1000 hours at 150°C (minimum). The storage time may be accelerated by using higher temperature in accordance with the Arrhenius Relationship:

 $A_F = \exp(-E_A/K^*(1/T1 - 1/T2))$ where:

 A_F = acceleration factor (unitless quantity) = t_1/t_2

T = temperature in Kelvin

 t_1 = time (hrs) at temperature T1

 $t_2 = time (hrs)$

K = Boltzmann's constant = $8.62 \times 10^{-5} \text{eV/}^{\circ}\text{K}$ using an apparent activation energy (E_A) of 0.6 V.

The maximum storage temperature shall not exceed 200°C for packaged devices or 300°C for unassembled devices.

(3) Read the pattern after bake and perform endpoint electrical tests for table II herein for group C.

4.4 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available to the user upon request.

4.5 <u>Erasing procedures</u>. The erasing procedures shall be as specified by the device manufacturer and shall be made available to the user upon request.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and table III herein.

6.7 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 33

TABLE III Din descriptio

		TABLE III	. <u></u>	<u>priorio</u> .		
Pin name	Description					
RESET	Reset: This active low bidirectional control pin is used as an input to initialize the MCU to a known startup state and as an open-drain output to indicate that an internal failure has been detected in either the clock monitor or the computer operating properly (COP) circuit.					
XTAL, EXTAL	Crystal driver and external clock input: These pins provide the interface for either a crystal or a CMOS-compatible clock to control the internal clock generator circuitry. The frequency applied shall be four times higher than the desired clock rate.					
E	E clock output: This pin provides an output for the internally generated E clock which can be used for timing reference. The frequency of the E output is one fourth that of the input frequency at the XTAL and EXTAL pins.					
ĪRQ	Interrupt request: This pin provides the capability for asynchronously applying interrupts to the MCU. Either negative edge-sensitive or level-sensitive triggering is program selectable. This pin is configured to level-sensitive during reset. An external resistor connected V_{DD} is required on \overline{IRQ} .					
XIRQ	Non-maskable interrupt: This pin provides the capability for asynchronously applying non-maskable interrupts to the MCU after a power on reset (POR). During reset, the X bit in the condition code register is set, and any interrupt is masked until enabled by software. This input is level-sensitive and requires an external pullup resistor to V_{DD} .					
MODA/LIR and MODB/V _{stby}	During reset, these pins are used to control the two basic operating modes and the two special operating modes. The $\overline{\text{LIR}}$ output can be used as an aid in debugging once reset is complete open-drain $\overline{\text{LIR}}$ pin goes to an active low during the first E-clock cycle of each instruction and remains low for the duration of that cycle. The V _{stby} (voltage standby) is used to retain RAM c during device powerdown. The mode selections are shown below.					
		MODB	MODA	Mode selected		
		WODD				
		1	0	Single chip		
		_	0	Single chip Expanded multiplexed	_	
		1	_		-	
		1	1	Expanded multiplexed		
V _{RL} ,V _{RH}	A/D converter reference	1 1 0 0	1 0 1	Expanded multiplexed Special bootstrap	for the A/D converter.	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		C	34

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 08-01-09

Approved sources of supply for SMD 5962-89527 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of sypply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8952701XA	F8385	TS68HC811E2MC1B/C
5962-8952701XC	F8385	TS68HC811E2MCB/C
5962-8952701YA	F8385	TS68HC811E2MF1B/C
5962-8952701YC	F8385	TS68HC811E2MFB/C
5962-8952701YC	0EU86	AS68HC811E2Q52/883C

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

0EU86

Austin Semiconductor, Inc. 8701 Cross Park Drive Austin, TX 78754-4566

F8385

E2V Semiconductors Avenue De Rochepleine BP 123 Saint Egreve CEDEX 38521, France

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.