
								F	REVISION	SNC										
LTR					[DESCR	IPTIO	N					[DATE ((YR-MO-DA) APPRO		ROVED)		
A	table pulse max limit	: I: Ou e width limit fr	awing to reference MIL-STD-1835. Made the following changes to utput low voltage, changed I_{OL} from -1.6 mA to 1.6 mA; interrupt h, PW_{IRQ} , changed unit from ns to t_{cyc} ; conversion time, changed rom (t_{cyc} + 32000) to (t_{cyc} + 40000); delay time, t_{ASED} , changed min 105.5 to 95.5. Modified figure 1, case outline Y. Editorial changes t.										92-1	12-04		Mo	onica L	Poell	king	
В										02-0)2-15		Т	homas	s M. He	ess				
REV	<u> </u>																			
REV SHEET																				
	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В	
SHEET	B 15	B 16	B 17	B 18	B 19	B 20	B 21	B 22	B 23	B 24	B 25	B 26	B 27	B 28	B 29	B 30	B 31	B 32	B 33	
SHEET REV SHEET REV STATU	15 S				19															
SHEET REV SHEET REV STATU	15 S			18	19		21	22	23	24	25	26	27	28	29	30	31	32	33	E 1
SHEET	15 S			18 RE\ SHE	19	20 D BY	21 B	22 B	23 B	24 B	25 B 5	26 B 6	27 B 7	28 B 8	29 B 9	30 B 10	31 B 11	32 B 12	33 B 13	
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A	15 S	16	17	18 RE\ SHE PRE Tim	19 / EET PARE	20 D BY h	21 B	22 B	23 B	24 B	25 B 5	26 B 6	27 B 7 SE SI COL	28 B 8 UPPL	29 B 9 Y CEN JS, OH	30 B 10	31 B 11 COLU 3216	32 B 12	33 B 13	
SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO DR	IS NDAI OCIRO	RD CUIT	17	18 RE\ SHE PRE Tim CHE Tim APP	19 / PAREI I H. No	20 D BY h BY	21 B	22 B	23 B	24 B 4	25 B 5	26 B 6	27 B 7 SE SI COLI http	28 B 8 UPPL UMBL 0://ww	29 B 9 Y CEN JS, Oh w.dsc	30 B 10 ITER HIO 4:	31 B 11 COLU 3216 .mil	32 B 12 JMBU	33 B 13	1
SHEET REV SHEET REV STATU: DF SHEETS PMIC N/A STA MICRO DR THIS DRAW! FOR U DEPA	IS S S S S S S S S S S S S S S S S S S	RD CUIT IG	17	18 REV SHE Tim CHE Tim APP Will	19 / PAREI PAREI OF H. No CKED OF H. No ROVE	20 D BY h BY h D BY Heckn	21 B 1	22 B 2	23 B	24 B 4	25 B 5	26 B 6	27 B 7 SE SI COLI http	28 B 8 UPPL UMBL 0://ww	29 B 9 Y CEN JS, Oh w.dsc	30 B 10 NTER HIO 4:	31 B 11 COLU 3216 .mil	32 B 12 JMBU	33 B 13	1
SHEET REV SHEET REV STATU: OF SHEETS PMIC N/A STA MICRO DR THIS DRAW! FOR U	IS S S S S S S S S S S S S S S S S S S	RD CUIT IG WAILA ALL ITS OF TH	17	18 RE\ SHE PRE Tim CHE Tim APP Will	19 / PAREI OF H. No ROVEI Iliam K.	D BY h BY Heckn APPRO 90-1	21 B 1	22 B 2	23 B	24 B 4	25 B 5 DI	26 B 6 EFEN RCUI DNTR CAGI	27 B 7 SE SI COLI http	28 B 8 UPPL UMBU 9://ww	29 B 9 Y CEN JS, Oh w.dsc	30 B 10 NTER HIO 4: c.dla.	31 B 11 COLU 3216 .mil	32 B 12 JMBU	33 B 13 JS	1

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
 - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

 Device type
 Generic number
 Circuit function

 01
 68HC811E2
 8-bit microcontroller, EEPROM 2K bytes, RAM 256 bytes

1.2.2 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Χ	GDIP1-T48 or CDIP2-T48	48	Dual-in-line package
Υ	See figure 1	52	Square leaded chip carrier package

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
- 1.3 Absolute maximum ratings.

Supply voltage range	-0.3 V dc to +7.0 V dc
Storage temperature range	-65°C to +150°C
Maximum power dissipation (P _D)	
Lead temperature (soldering, 5 seconds)	
Junction temperature (T _J)	
Thermal resistance, junction to case (Θ _{JC}):	

1.4 Recommended operating conditions.

n to 5.5 V dc maximum
lc

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 2

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
 - 3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 and figure 1 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
 - 3.2.4 Test circuit and switching waveforms. The test circuit and switching waveforms shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.7 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 3

- 3.5.1 <u>Certification/compliance mark</u>. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, Appendix A.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.7 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Processing EEPROMS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.10.1 <u>Erasure of EEPROM</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.
- 3.10.2 <u>Programmability of EEPROM</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5.
- 3.10.3 <u>Verification of erasure or programmability of EEPROM</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 4

	TABLE	. Electrica	al performance characteristics	<u>s</u> .			
	Test	Symbol	Conditions +4.5 V \leq V _{DD} \leq +5.5 V	Group A subgroups	Lin	nits	Unit
			$V_{SS} = 0 \text{ V dc}$ -55°C \le T _C \le +125°C		Min	Max	
Output high voltage XTAL, and MODA	; all outputs except RESET,	V _{OH}	I_{OH} = -0.8 mA V_{DD} = 4.5 V <u>1</u> /	1, 2, 3	V _{DD} -0.8		V
Output low voltage;	all outputs except XTAL	V _{OL}	I _{OL} = 1.6 mA V _{DD} = 4.5 V	1, 2, 3		0.4	V
Input high voltage	All inputs except RESET	V _{IH}	V _{DD} = 4.5 V	1, 2, 3	0.7V _{DD}	V_{DD}	V
	RESET				0.8V _{DD} V _{DD} V _{SS} 0.2V _{DD} ±10		
Input low voltage; a	Il inputs	V _{IL}	V _{DD} = 4.5 V	1, 2, 3	V _{SS}	0.2V _{DD}	V
I/O port, three-state PA3, PA7, PC0-P0 MODA/LIR , RES	C7, PD0-PD5, AS/STRA,	loz	$V_{DD} = 5.5 \text{ V}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$	1, 2, 3		±10	μА
Input current	PA0-PA2, IRQ, XIRQ	I _{IN}	$V_{DD} = 5.5 \text{ V}$ $V_{IN} = V_{DD} \text{ or } V_{SS}$	1, 2, 3		±1	μΑ
	MODB/V _{stby}		<u>2</u> /			±10	
RAM standby voltage	ge powerdown	V _{SB}		1, 2, 3	4.0	V_{DD}	V
RAM standby curre	nt powerdown	I _{SB}		1, 2, 3		20	μΑ
Total supply current	RUN:	I _{DD}	V _{DD} = 5.5 V Single chip	1, 2, 3		20	mA
<u>3</u> /			V _{DD} = 5.5 V Expanded multiplexed			30	
	WAIT: All peripheral functions	WI_{DD}	V _{DD} = 5.5 V Single chip	1, 2, 3		10	mA
	shut down		V _{DD} = 5.5 V Expanded multiplexed			15	
	STOP: No clocks	SI _{DD}	V _{DD} = 5.5 V Single chip	1, 2, 3		300	μА
Input capacitance	PA0-PA2, PE0-PE7, EXTAL, IRQ, XIRQ	C _{IN}	V _{IN} = 0 V f _{IN} = 1 MHz See 4.3.1b	4		8	pF
	PA7, PA3, PC0-PC7, PD0-PD5, AS/STRA, MODA/LIR, RESET		See 4.5.1b			14	
Functional test			V _{DD} = 4.5 V, 5.5 V	7, 8			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 5

Test		Symbol	Symbol Conditions $+4.5 \text{ V} \le \text{V}_{DD} \le +5.5 \text{ V}$		Group A subgroups	Limits		Unit
			$V_{SS} = 0$ $-55^{\circ}C \le T_{C}$			Min	Max	
		С	ontrol timing					
Frequency of operation		fo	$V_{DD} = 4.5 \text{ V}$	1.0 MHz	9, 10, 11	0	1.0	MHz
			See figure 4	2.1 MHz		0	2.1	
E clock period		t _{cyc}		1.0 MHz	9, 10, 11	1000.0		ns
				2.1 MHz		476.0		
Crystal frequency		f _{XTAL}		1.0 MHz	9, 10, 11		4.0	MHz
				2.1 MHz			8.4	
External oscillator frequency		f _{OEX}		1.0 MHz	9, 10, 11	0	4.0	MH
				2.1 MHz		0	8.4	
Processor control se	tup	t _{PCS}		1.0 MHz	9, 10, 11	200.0		ns
				2.1 MHz		69.0		
Reset input pulse	To guarantee external	PW _{RSTL}		1.0 MHz	9, 10, 11	8.0		t _{cyc}
width	reset vector 4/			2.1 MHz		8.0		
	Minimum input time			1.0 MHz	9, 10, 11	1.0		
	may be preempted by internal reset			2.1 MHz		1.0		
Mode programming s	setup time	t _{MPS}	-	1.0 MHz	9, 10, 11	2.0		t _{cyc}
				2.1 MHz		2.0		
Mode programming I	nold time	t _{MPH}		1.0 MHz	9, 10, 11	0.0		ns
				2.1 MHz		0.0		7
Interrupt pulse width	IRQ edge sensitive mode	PW _{IRQ}		1.0 MHz	9, 10, 11	2.0		t _{cyc}
				2.1 MHz		2.0		
Wait recovery startur	time	t _{WRS}		1.0 MHz	9, 10, 11		4.0	t _{cyc}
				2.1 MHz	1		4.0	
Timer pulse width inp	out capture, pulse	PW _{TIM}		1.0 MHz	9, 10, 11	1020.0		ns
accumulator input				2.1 MHz	1	496.0		1

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	6

Test		Symbol	Condit		Group A	Limits		Unit
			$+4.5 \text{ V} \leq \text{V}_{DI}$ $\text{V}_{SS} = 0$ $-55^{\circ}\text{C} \leq \text{T}_{C}$	V dc	subgroups	Min	Max	
		Periphe	ral port timing	<u>5</u> /				
Frequency of operation (E clock frequency)		fo	V _{DD} = 4.5 V	1.0 MHz	9, 10, 11	1.0	1.0	MHz
			See figure 4	2.1 MHz		2.1	2.1	
E clock period		t _{cyc}		1.0 MHz	9, 10, 11	1000.0		ns
				2.1 MHz		476.0		
Peripheral data setu		t _{PDSU}		1.0 MHz	9, 10, 11	100.0		ns
ports A, C, D, and	Ē			2.1 MHz		100.0		
Peripheral data hold		t _{PDH}		1.0 MHz	9, 10, 11	50.0		ns
ports A, C, D, and	E			2.1 MHz		50.0		
Delay time,	MCU write to port A	t _{PWD}	-	1.0 MHz	9, 10, 11		175.0	ns
peripheral data write				2.1 MHz			175.0	
	MCU write to port B,			1.0 MHz	9, 10, 11		340.0	
	C, and D			2.1 MHz			209.0	
Input data setup time	e (port C)	t _{IS}	-	1.0 MHz	9, 10, 11	60.0		ns
				2.1 MHz		60.0		1
Input data hold time	(port C)	t _{IH}	1	1.0 MHz	9, 10, 11	100.0		ns
				2.1 MHz	100.0			
Delay time, E fall to	STRB	t _{DEB}	-	1.0 MHz	9, 10, 11		350.0	ns
				2.1 MHz			219.0	
Setup time, STRA a	sserted to E fall 6/	t _{AES}		1.0 MHz	9, 10, 11	0.0		ns
				2.1 MHz		0.0		1
Delay time, STRA as	sserted to port C,	t _{PCD}	1	1.0 MHz	9, 10, 11		100.0	ns
data output valid				2.1 MHz			100.0	
Hold time, STRA ne	gated to port C data	t _{PCH}	1	1.0 MHz	9, 10, 11	10.0		ns
				2.1 MHz		10.0		1
Three-state hold tim	е	t _{PCZ}		1.0 MHz	9, 10, 11		150.0	ns
				2.1 MHz			150.0	-

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 7

	Т	ABLE I. <u>E</u>	Electrical performance characteristics - Conti	inued.			
Te	est	Symbol	Conditions +4.5 V \leq V _{DD} \leq +5.5 V V _{SS} = 0 V dc	Group A subgroups	Lin	nits	Unit
			-55°C ≤ T _C ≤ +125°C 750 KHz ≤ E ≤ 2.1 MHz		Min	Max	
			A/D converter		<u></u>		
Resolution		RES	Number of bits resolved by the A/D	4, 5, 6	8		Bits
Non-linearity		NLI	Maximum deviation from the ideal and A/D transfer characteristics	4, 5, 6		±1/2	LSB
Zero error		ZER	Diffference between the output of an ideal and an actual A/D for zero input voltage	4, 5, 6		±1/2	LSB
Full-scale error		FSE	Diffference between the output of an ideal and an actual A/D for full-scale input voltage	4, 5, 6		±1/2	LSB
Total unadjusted error		TUE	Maximum sum of non-linearity, zero error, and full-scale error	4, 5, 6		±1/2	LSB
Quantization error	/r	QTE	Uncertainty due to converter resolution	4, 5, 6		±1/2	LSB
Absolute accuracy		AAC	Difference between the actual input voltage and the full-scale weighted equivalent of the binary output code, all error sources included	4, 5, 6		±1	LSB
Conversion range	÷	COR	Analog input voltage range	4, 5, 6	V_{RL}	V_{RH}	V
Maximum analog	reference voltage	V_{RH}	7/	4, 5, 6	V_{RL}	V _{DD} +0.1	V
Minimum analog	reference voltage	V_{RL}	<u>Z</u> /	4, 5, 6	V _{SS} -0.1	V_{RH}	V
Minimum differend V _{RH} and V _{RL}	ce between	ΔV_R	7/	4, 5, 6	3		V
Conversion time	E clock	CONT	Total time to perform a single	4, 5, 6		32 <u>8</u> /	t _{cyc}
	Internal RC oscillator 8/		analog-to-digital conversion			t _{cyc} +40000	ns
Monotonicity		MON	Conversion result never decreases with an increase in input voltage and has no missing codes 9/	4, 5, 6			
Zero input reading	g	ZIR	Conversion result when $V_{IN} = V_{RL}$	4, 5, 6	00		Hex
Full scale reading	J	FSR	Conversion result when $V_{\text{IN}} = V_{\text{RH}}$	4, 5, 6		FF	Hex
Sample	E clock <u>10</u> /	SAT	Analog input acquisition sampling time	4, 5, 6	12		t _{cyc}
acquisition time	Internal RC oscillator 11/					12	μs
Input leakage	PE0-PE7	I _{IN}	Input leakage on A/D pins	9, 10, 11		400	nA
	V _{RL} , V _{RH}	'				1.0	μΑ
				4			

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	8

Test	Symbol	$+4.5 \text{ V} \le \text{V}_{DD} \le +5.5 \text{ V}$		Group A subgroups	Limits		Unit
			$c_S = 0 \text{ V dc}$ $\leq T_C \leq +125^{\circ}\text{C}$		Min	Max	
		Expansion	bus timing	I			
Frequency of operation (E clock	fo	V _{DD} = 4.5 V	1.0 MI	Hz 9, 10, 11	1.0	1.0	МН
frequency)		See figure 4	2.1 MI	Hz	2.1	2.1	1
Cycle time	t _{cyc}	1	1.0 MI	Hz 9, 10, 11	1000.0		ns
			2.1 MI	Hz	476.0		
Pulse width, E low	PW _{EL}		1.0 MI	Hz 9, 10, 11	477.0		ns
			2.1 MI	Hz	215.0		
Pulse width, E high	PW _{EH}	1	1.0 MI	Hz 9, 10, 11	472.0		ns
			2.1 MI	Hz	210.0		1
E and AS rise time	t _r	1	1.0 MI	Hz 9, 10, 11		20.0	ns
			2.1 MI	Hz		20.0	1
E and AS fall time	t _f		1.0 MI	Hz 9, 10, 11		20.0	ns
			2.1 MI	Hz		20.0	1
Address hold time	t _{AH}		1.0 MI	Hz 9, 10, 11	95.5		ns
			2.1 MI	Hz	30.0		
Non-muxed address valid time	t _{AV}		1.0 MI	Hz 9, 10, 11	281.5		ns
to E rise <u>8</u> /			2.1 MI	Hz	85.0		
Read data setup time	t _{DSR}	1	1.0 MI	Hz 9, 10, 11	30.0		ns
			2.1 MI	Hz	30.0		1
Read data hold time	t _{DHR}		1.0 MI	Hz 9, 10, 11	10.0	145.5	ns
			2.1 MI	Hz	10.0	80.0	1
Write data delay time 8a/	t _{DDW}		1.0 MI	Hz 9, 10, 11		190.5	ns
			2.1 MI	Hz		125.0	
Write data hold time 8a/	t _{DHW}		1.0 MI	Hz 9, 10, 11	95.5		ns
			2.1 MI	Hz	30.0		
Muxed address valid time to	t _{AVM}		1.0 MI	Hz 9, 10, 11	271.5		ns
E rise <u>8b</u> /			2.1 MI	Hz	75.0		
Muxed address valid time to	t _{ASL}		1.0 MI	Hz 9, 10, 11	151.0		ns
AS fall			2.1 MI	Hz	20.0		
Muxed address hold time 8b/	t _{AHL}		1.0 MI	Hz 9, 10, 11	95.5		ns
			2.1 MI	Hz	30.0		
See footnotes at end of table.							
STANDA		10	SIZE A		5	962-89	527
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		· · · · · · ·	REVISION LEVEL B	SHI	EET 9		

Test		Symbol	+4.5	Conditions $V \le V_{DD} \le +5.5 V$	Group A subgroups	Limits		Unit
				$I_{SS} = 0 \text{ V dc}$ $C \le T_C \le +125^{\circ}C$		Min	Max	
		E	xpansion bus t	ming - Continue	d	·L		1
Delay time, E to AS ris	e <u>8b</u> /	t _{ASD}	$V_{DD} = 4.5 \text{ V}$	1.0 M	1Hz 9, 10, 11	115.5		ns
			See figure 4	2.1 M	1Hz	50.0		_
Pulse width, AS high		PW _{ASH}	-	1.0 M	1Hz 9, 10, 11	221.0		ns
				2.1 M	1Hz	90.0		_
Delay time, AS to E ris	e <u>8b</u> /	t _{ASED}	=	1.0 M	1Hz 9, 10, 11	95.5		ns
				2.1 M	1Hz	40.0		1
MPU address access t	ime <u>8b</u> /	t _{ACCA}	=	1.0 M	1Hz 9, 10, 11	733.5		ns
				2.1 M	1Hz	275.0		1
MPU access time		t _{ACCE}	=	1.0 M	1Hz 9, 10, 11		442.0	ns
				2.1 M	1Hz		180.0	
Muxed address delay (previous	t _{MAD}	-	1.0 M	1Hz 9, 10, 11	145.5		ns
cycle MPU read) 8a	<u>/</u>			2.1 M	1Hz	80.0		
		Ser	ial peripheral ir	terface (SPI) tim	ing	I	1	1
Operating frequency	Master	f _{op(m)}	V _{DD} = 4.5 V	. ,	9, 10, 11	0	0.5	MHz
	Slave	f _{op(s)}	See figure 4			0	2.1	
Cycle time	Master	t _{cyc(m)}	_		9, 10, 11	2.0		t _{cyc}
•	Slave	t _{cyc(s)}				480		ns
Enable lead time	Master	t _{lead(m)}			9, 10, 11	12/		ns
	Slave	t _{lead(s)}				240		=
Enable lag time	Master	t _{lag(m)}			9, 10, 11	12/		ns
J	Slave	t _{lag(s)}				240		=
Clock (SCK) high	Master	t _{w(SCKH)m}			9, 10, 11	340		ns
time	Slave	t _{w(SCKH)s}				190		=
Clock (SCK) low	Master	t _{w(SCKL)m}			9, 10, 11	340		ns
time	Slave	t _{w(SCKL)s}	-		, ,	190		1
Data setup time	Master	t _{su(m)}	-		9, 10, 11	100		ns
,	Slave	t _{su(s)}	-		, -, -	100		1
Data hold time	Master	t _{h(m)}	-		9, 10, 11	100		ns
	Slave	t _{h(s)}	-		, -, -	100		1
Access time (time to da		ta	-		9, 10, 11	0	120	ns
from high-impedance					-,,			
See footnotes at end	of table.							
MICDO	STANDAR			SIZE A			5962-89	527
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISION LEVEL B	SH	EET 10		

	TABLE I. <u>E</u>	lectrical p	erformance char	acteristics - Co	ntinued.			
Test		Symbol	Conditions +4.5 V \leq V _{DD} \leq +5.5 V		Group A subgroups	Lin	nits	Unit
			V _{SS} = 0 -55°C ≤ T _C			Min	Max	
	Serial	peripheral	interface (SPI) ti	ming – Continu	ied			
Disable time (hold time to high-impedance state) slave t_{dis} $V_{DD} = 4.5 \text{ V}$ See figure 4		9, 10, 11		240	ns			
Data valid (after enable edge) 13/		t _{v(s)}			9, 10, 11		240	ns
Data hold time	Data hold time (outputs, after enable edge)				9, 10, 11	0		ns
Rise time	SCK, MOSI, and MISO	t _{rm}	$V_{DD} = 4.5 \text{ V}$	20% V _{DD} to	9, 10, 11		100	ns
<u>9</u> /	SCK, MOSI, MISO, and SS	t _{rs}	See figure 4	$70\% V_{DD}$ $C_{L} = 200 pF$			2.0	μs
Fall time	SCK, MOSI, and MISO	t _{fm}		70% V _{DD} to	9, 10, 11		100	ns
<u>9</u> /	SCK, MOSI, MISO, and SS	t _{fs}		$20\% V_{DD}$ $C_{L} = 200 pF$			2.0	μs
Programming	2.1 MHz <u>14</u> /		$V_{DD} = 4.5 \text{ V}$		9, 10, 11	25		ms
time RC oscillator enabled <u>15</u> /			Not shown			25		
Erase time, byt	Erase time, byte, row, and bulk				9, 10, 11	25		ms
Write/erase endurance						5000		cycles
Data retention	Data retention 16/]			10		years


- 1/ V_{OH} specification for RESET and MODA is not applicable because they are open-drain pins. V_{OH} specification not applicable to ports C and D in wire-OR mode.
- 2/ See A/D specification for leakage current for port E.
- $\underline{3}/$ All ports configured as inuts, $V_{IL} \le 0.2 \text{ V}$, $V_{IH} \ge V_{DD} 0.2 \text{ V}$, no dc loads, EXTAL driven with a square wave, and $t_{cvc} = 476.5 \text{ ns.}$
- 4/ RESET will be recognized during the first clock cycle it is held low. Internal circuitry then drives the pin low for four clock cycles, releases the pin, and samples the pin level two cycles later to determine the source of the interrupt.
- 5/ Ports C and D timing is valid for active drive (CWOM and DWOM bits not set in PIOC and SPCR registers, respectively).
- 6/ If this setup time is met, STRB will acknowledge in the next cycle. If it is not met, the response may be delayed one more cycle.
- \overline{Z}' Performance verified down to 2.5 V ΔR , but accuracy is tested and guaranteed at $\Delta R = 5$ V ± 10 percent. Source impedances greater than 10 K Ω will adversely affect accuracy, due mainly to input leakage.
- 8/ Input clocks with duty cycles other than 50 percent will affect bus performance. Timing parameters affected by input clock duty cycle are identified by "a" and "b". To recalculate the approximate bus timing values, substitute the following expressions in place of 1/8 t cyc in the above formulas where applicable:
 - a. (1 dc) x (1/4 x t_{cyc})
 - b. $\overrightarrow{DC} \times (1/4 \times t_{cyc})$

Where dc is the decimal value of duty cycle percentage (high time).

- 9/ Subgroups 4, 5, and 6 shall be guaranteed for all bits.
- 10/ Absolute (shall be exact value).
- 11/ Conversions using internal RC oscillator not tested at -55°C.
- 12/ Signal production depends on software.
- 13/ Assumes 200 pF load on all SPI pins.
- 14/ Programming time tested at 2.1 MHz with internal RC oscillator disabled for all three temperatures.
- 15/ Programming time with internal RC oscillator enabled is tested at 500 KHz. Recommend that internal RC oscillator be used when frequency falls below 1.0 MHz or when temperature exceeds 85°C and frequency falls below 2.0 MHz.
- 16/ The 10 years specified is based on an average operating temperature of 70°C.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	11









FIGURE 1. Case Outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	12



Symbol	Incl	hes	Millim	neters		
	Min	Max	Min	Max		
Α		.125		3.175		
A1	.018	.035	0.457	0.889		
b	.018	.030	0.457	0.762		
С	.005	.010	0.127	0.254		
D/E	.940	.960	23.88	24.38		
е	.050	BSC	1.27 BSC			
e1	.600	BSC	15.24 BSC			
HD/HE	1.133	1.147	28.78	29.13		
L	.024	.040	0.610	1.016		
N	52		5	2		
R	.011	.034	0.279	0.864		
R1	.009		0.229			

- 1. A terminal 1 identification mark shall be located at the index corner in the shaded area shown. Terminal 1 is located immediately adjacent to and counterclockwise from the index corner. Terminal numbers increase in a counterclockwise direction when viewed as shown.
- 2. Generic lead attach dogleg depiction.
- 3. Dimension N: Number of terminals.
- 4. Corner shapes (square, notch, radius, etc.) may vary from that shown on the drawing. The index corner shall be clearly unique.
- 5. Metric equivalents are given for general information only.
- 6. Controlling dimension: Inch.
- 7. Datums X and Y to be determined where center leads exit the body.
- 8. Dimensions b and c include lead finish.

FIGURE 1. Case Outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	13

Device type		01	
Case outline		Х	
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	PA7/PAI/OC1	25	MODA/LIR
2	PA6/OC2/OC1	26	STRA/AS
3	PA5/OC3/OC1	27	E
4	PA4/OC4/OC1	28	STRB/R/W
5	PA3/OC5/OC1	29	EXTAL
6	PA2/IC1	30	XTAL
7	PA1/IC2	31	PC0/AD0
8	PA0/IC3	32	PC1/AD1
9	PB7/A15	33	PC2/AD2
10	PB6/A14	34	PC3/AD3
11	PB5/A13	35	PC4/AD4
12	PB4/A12	36	PC5/AD5
13	PB3/A11	37	PC6/AD6
14	PB2/A10	38	PC7/AD7
15	PB1/A9	39	RESET
16	PB0/A8	40	XIRQ
17	PE0/AN0	41	ĪRQ
18	PE1/AN1	42	PD0/RxD
19	PE2/AN2	43	PD1/TxD
20	PE3/AN3	44	PD2/MISO
21	V_{RL}	45	PD3/MOSI
22	V_{RH}	46	PD4/SCK
23	V_{SS}	47	PD5/SS
24	MODB/V _{stby}	48	V_{DD}


FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	14


Device type		01	
Case outline		Υ	
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1	XTAL	27	PA0/IC3
2	PC0/AD0	28	PB7/A15
3	PC1/AD1	29	PB6/A14
4	PC2/AD2	30	PB5/A13
5	PC3/AD3	31	PB4/A12
6	PC4/AD4	32	PB3/A11
7	PC5/AD5	33	PB2/A10
8	PC6/AD6	34	PB1/A9
9	PC7/AD7	35	PB0/A8
10	RESET	36	PE0/AN0
11	XIRQ	37	PE4/AN4
12	ĪRQ	38	PE1/AN1
13	PD0/RxD	39	PE5/AN5
14	PD1/TxD	40	PE2/AN2
15	PD2/MISO	41	PE6/AN6
16	PD3/MOSI	42	PE3/AN3
17	PD4/SCK	43	PE7/AN7
18	PD5/SS	44	V_{RL}
19	V_{DD}	45	V_{RH}
20	PA7/PAI/OC1	46	V _{SS}
21	PA6/OC2/OC1	47	MODB/V _{stby}
22	PA5/OC3/OC1	48	MODA/LIR
23	PA4/OC4/OC1	49	STRA/AS
24	PA3/OC5/OC1	50	E
25	PA2/IC1	51	STRB/R/W
26	PA1/IC2	52	EXTAL

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	15





STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	16



Equivalent test load

Pins	R1	R2	C1
PA3-PA7 PB0-PB7 PC0-PC7 PD0-PD5 E, AS, R/W	3.26 kΩ	2.38 kΩ	90 pF
PD1-PD4	3.26 kΩ	2.38 kΩ	200 pF





- 1. Full test loads are applied during all ac electrical test and ac timing measurements.
- 2. During AC timing measurements, inputs are driven to 0.4 V and V_{DD} -0.8 V while timing measurements are taken at the 20 percent and 70 percent of V_{DD} points.


FIGURE 4. Test circuit and switching waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	17

PAO-PA2 SEE NOTE 1 PAO-PA2 SEE NOTE 2 PA7 SEE NOTE 1,3 PW TIM PA7 SEE NOTE 2,3

TIMER INPUTS TIMING


POR EXTERNAL RESET TIMING



- 1. Rising edge sensitive input.
- 2. Falling edge sensitive input.
- 3. Maximum pulse accumulator clocking rate is E frequency divided by 2.

FIGURE 4. Test circuit and switching waveforms - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	18



- 1. Edge sensitive \overline{IRQ} pin (IRQE bit = 1).
- 2. Level sensitive \overline{IRQ} pin (IRQE bit = 0).
- 3. $t_{STOPDELAY} = 4064 t_{cyc}$ if DLY bit = 1 or 4 t_{cyc} if DLY = 0. 4. XIQ with X bit in CCR = 1.
- 5. \overline{IRQ} or \overline{XIRQ} with X bit in CCR = 0.

FIGURE 4. <u>Test circuit and switching waveforms</u> – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	19




2. Level sensitive \overline{IRQ} pin (IRQE bit = 0).


FIGURE 4. Test circuit and switching waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 20

PORT WRITE TIMING



PORT READ TIMING




NOTE: For nonlatched operation of port C.

FIGURE 4. Test circuit and switching waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 21

SIMPLE OUTPUT STROBE TIMING



SIMPLE INPUT STROBE TIMING






FIGURE 4. <u>Test circuit and switching waveforms</u> – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 22

PORT C INPUT HANDSHAKE TIMING




PORT C OUTPUT HANDSHAKE TIMING



- 1. After reading PIOC with STAF set.
- 2. Figures show rising edge STRA (EGA = 1) and high true STRB (INVB = 1).

FIGURE 4. Test circuit and switching waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 23




- 1. After reading PIOC with STAF set.
- 2. Figures show rising edge STRA (EGA = 1) and high true STRB (INVB = 1).

FIGURE 4. Test circuit and switching waveforms – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 24

EXPANSION BUS TIMING



NOTE: Measurement points shown are 20 percent and 70 percent V_{DD} .


Waveform number references.

Number	Symbol	Number	Symbol	Number	Symbol	Number	Symbol
1	t _{cyc}	2	PW_{EL}	3	PW_{EH}	4	t _r , t _f
9	t _{AH}	12	t _{AV}	17	t _{DSR}	18	t _{DHR}
19	t _{DDW}	21	t _{DHW}	22	t _{AVM}	24	t _{ASL}
25	t _{AHL}	26	t _{ASD}	27	PW _{ASH}	28	t _{ASED}
29	t _{ACCA}	35	t _{ACCE}	36	t _{MAD}		

FIGURE 4. Test circuit and switching waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 25

SPI TIMING




NOTE: This first clock edge is generated internally but is not seen at the SCK pin. SPI MASTER TIMIMG (CPHA = 0).

FIGURE 4. Test circuit and switching waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 26

SPI TIMING




NOTE: This last clock edge is generated internally but is not seen at the SCK pin. SPI MASTER TIMIMG (CPHA = 0).

FIGURE 4. <u>Test circuit and switching waveforms</u> – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 27






NOTE: Not defined but normally MSB of character just received. SPI SLAVE TIMING (CPHA = 0).

FIGURE 4. Test circuit and switching waveforms - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 28

SPI TIMING



NOTE: Not defined but normally LSB of character previously transmitted. SPI SLAVE TIMING (CPHA = 0).

Waveform number references - SPI timing.

Number	Symbol	Master/slave	Number	Symbol	Master/slave
1	t _{cyc}	m,s	2	t _{lead}	m,s
3	t _{lag}	m,s	4	t _{w(SCKH)}	m,s
5	t _{w(SCKL)}	m,s	6	t _{su}	m,s
7	t _h	m,s	8	ta	
9	t _{dis}		10	t _v	S
11	t _{ho}		12	t _r	m,s
13	t _f	m,s			

FIGURE 4. <u>Test circuit and switching waveforms</u> – Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 29

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - c. An endurance/data retention test prior to burn-in, in accordance with method 1033 of MIL-STD-883, shall be included as part of the screening procedure with the following conditions:
 - (1) Cycling may be block, byte, or page at +125°C and shall cycle all bytes for a minimum of 1000 cycles and the devices shall remain at +125°C for 24 hours.
 - (2) After cycling, perform a high temperature unbiased bake for 72 hours at 150°C (minimum). The storage time may be accelerated by using higher temperature in accordance with the Arrhenius Relationship:

 $A_F = \exp(-E_A/K^*(1/T1 - 1/T2))$ where:

 A_F = acceleration factor (unitless quantity) = t_1/t_2

T = temperature in Kelvin

 t_1 = time (hrs) at temperature T1

 $t_2 = time (hrs)$

K = Boltzmann's constant = $8.62 \times 10^{-5} \text{ eV}/^{\circ} \text{K}$ using an apparent activation energy (E_A) of 0.6 V.

The maximum storage temperature shall not exceed 200°C for packaged devices or 300°C for unassembled devices.

- (3) Read the data retention pattern and test using subgroups 1, 7, and 9 (minimum, e.g., high temperature equivalent subgroups 2, 8A, and 10 may be used) after cycling and bake, prior to burn-in. Devices having bits not in the proper state after storage shall constitute a device failure.
- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
 - 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of five devices with zero rejects shall be required.
 - All devices selected for testing shall have the EEPROM programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups C and D testing).
 - d. Subgroups 7 and 8 shall consist of verifying the EEPROM pattern specified and the instruction set. The instruction set forms a part of the vendor's test tape and shall be maintained and available from the approved source of supply upon request.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	30

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	1, 7, 9
Final electrical test parameters (method 5004)	1*, 2, 3, 5, 6, 7, 8A, 9, 10, 11
Group A test requirements (method 5005)	1*, 2, 3, 4, 5, 6, 7, 8A, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3
Additional electrical subgroups for group C periodic inspections	

^{*} PDA applies to subgroup 1.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. All devices requiring end-point electrical testing shall be programmed with a checkerboard or equivalent alternating bit pattern.
- c. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- d. An endurance test, in accordance with method 1033 of MIL-STD-883, shall be added to group C1 inspection prior to performing the steady-state life test (see 4.3.2c) and extended data retention (see 4.3.2e).

Cycling may be block, byte, or page from devices passing group A after the completion of the requirements of 4.2 herein.

- (1) All bytes shall be cycled for a minimum of 4,000 cycles at +25°C.
- (2) Perform group A subgroups 1 and 7.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		B	31

- e. Extended data retention shall consist of:
 - (1) All devices shall be programmed with a charge on all memory cells in each device, such that the cell will read opposite the state that the cell would read in its equilibrium state (e.g., worst case pattern, see 4.2c(2)).
 - (2) Perform a high temperature unbiased bake for 1000 hours at 150°C (minimum). The storage time may be accelerated by using higher temperature in accordance with the Arrhenius Relationship:

 $A_F = \exp(-E_A/K^*(1/T1 - 1/T2))$ where:

 A_F = acceleration factor (unitless quantity) = t_1/t_2

T = temperature in Kelvin

 t_1 = time (hrs) at temperature T1

 t_2 = time (hrs)

K = Boltzmann's constant = $8.62 \times 10^{-5} \text{eV}/\text{°K}$ using an apparent activation energy (E_A) of 0.6 V.

The maximum storage temperature shall not exceed 200°C for packaged devices or 300°C for unassembled devices.

- (3) Read the pattern after bake and perform endpoint electrical tests for table II herein for group C.
- 4.4 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available to the user upon request.
- 4.5 <u>Erasing procedures</u>. The erasing procedures shall be as specified by the device manufacturer and shall be made available to the user upon request.
 - 5. PACKAGING
 - 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
- 6.6 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and table III herein.
- 6.7 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-89527
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL B	SHEET 32

TABLE III. Pin descriptions.

Pin name	Description					
RESET	Reset: This active low bidirectional control pin is used as an input to initialize the MCU to a known startup state and as an open-drain output to indicate that an internal failure has been detected in either the clock monitor or the computer operating properly (COP) circuit.					
XTAL, EXTAL	Crystal driver and external clock input: These pins provide the interface for either a crystal or a CMOS-compatible clock to control the internal clock generator circuitry. The frequency applied shall be four times higher than the desired clock rate.					
Е				the internally generated E cl tput is one fourth that of the		
ĪRQ	Interrupt request: This pin provides the capability for asynchronously applying interrupts to the MCU. Either negative edge-sensitive or level-sensitive triggering is program selectable. This pin is configured to level-sensitive during reset. An external resistor connected V _{DD} is required on IRQ.					
XIRQ	Non-maskable interrupt: This pin provides the capability for asynchronously applying non-maskable interrupts to the MCU after a power on reset (POR). During reset, the X bit in the condition code register is set, and any interrupt is masked until enabled by software. This input is level-sensitive and requires an external pullup resistor to V _{DD} .					
MODA/LIR and MODB/V _{stby}	operating modes. The LIF The open-drain LIR pin go remains low for the duration	R output on ones to an of that o	can be used active low d cycle. The	two basic operating modes as an aid in debugging oncluring the first E-clock cycle $V_{\rm stby}$ (voltage standby) is use selections are shown below.	ce reset is completed. of each instruction and ed to retain RAM	
		MODB	MODA	Mode selected		
		1	0	Single chip		
		1	1	Expanded multiplexed		
		0	0	Special bootstrap		
		0	1	Special test		
V_{RL} , V_{RH}	A/D converter reference voltage: These pins provide the reference voltage for the A/D converter.					
V _{SS}	GND					

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-89527
		REVISION LEVEL B	SHEET 33

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 02-02-15

Approved sources of supply for SMD 5962-89527 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8952701XX	<u>3</u> /	68HC811E2/BXAJC
5962-8952701YX	<u>3</u> /	68HC811E2/BYCJC
5962-8952701XA	<u>3</u> /	TS68HC811E2MC1B/C
5962-8952701XC	<u>3</u> /	TS68HC811E2MCB/C
5962-8952701YA	<u>3</u> /	TS68HC811E2MF1B/C
5962-8952701YC	<u>3</u> /	TS68HC811E2MFB/C
5962-8952701YC	0EU86	AS68HC811E2Q52/883C

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ No longer available from an approved of supply.

 Vendor CAGE
 Vendor name

 number
 and address

0EU86

Austin Semiconductor Inc. 8701 Cross Park Drive Austin, TX 78754-4566

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.