
									REVISI	ONS			1				l			
LTR					[DESCF	RIPTIO	N					DA	ATE (Y	R-MO-I	DA)		APPF	ROVED	
А	Upda	ate drav	wing to	current	t requir	ements	s. Edito	orial ch	anges t	through	out	gap		02-0)5-10		Rayı	mond N	/lonnin	
В	Boile	rplate	update	, part of	f 5 year	r reviev	v. ksr							08-0	08-13		Rob	ert M. H	Heber	
REV	R	R	R	R	R	I			I			I	I							
REV SHEET	B 35	B 36	B 37	B 38	B 39															
REV SHEET REV	B 35	B 36 B	B 37	B 38 B	B 39	В	В	В	В	В	В	В	В	В	В	В	В	В	В	В
SHEET	35	36	37	38	39	B 20	B 21	B 22	B 23	B 24	B 25	B 26	B 27	B 28	B 29	B 30	B 31	B 32	B 33	B 34
SHEET REV	35 B 15	36 B	37 B	38 B	39 B 19	<u> </u>	<u> </u>		1		1	1	1					-		1
SHEET REV SHEET	35 B 15	36 B	37 B	38 B 18	39 B 19	<u> </u>	21	22	23	24	25	26	27	28	29	30	31	32	33	34
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	35 B 15	36 B 16	37 B	38 B 18 REV SHE PRE	39 B 19	20 D BY	21 B	22 B	23 B	24 B	25 B 5	26 B 6	27 B 7	28 B 8	29 B 9	30 B 10	31 B 11	32 B 12	33 B 13	34 B
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO	35 B 15	36 B 16	37 B	38 B 18 REV SHE PREI K	39 B 19 / EET PAREE (senneth	20 D BY n S. Rid	21 B	22 B	23 B	24 B	25 B 5	26 B 6	27 B 7	28 B 8	29 B 9	30 B 10	31 B 11	32 B 12	33 B 13	34 B
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR U	35 B 15 NDAF OCIRC AWIN	36 B 16 CUIT G VAILA	37 B 17	38 B 18 REV SHE PREI K CHE- Je	39 B 19 / EET PAREE Kenneth	20 D BY n S. Rice BY rling	21 B 1	22 B	23 B	B 4 MIC PR	25 B 5	26 B 6	B 7 SE SI DLUM http	B 8 UPPL BBUS, b://ww	B 9 -Y CE, OHIO vw.ds	30 B 10 NTER O 432 scc.dla	31 B 11 R COL 218-3: a.mil	32 B 12 LUMB 990	33 B 13	34 B 14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR U	35 B 15 NDAF OCIRC AWIN NG IS A ISE BY A RTMEN NCIES (36 B 16 CUIT G VAILAITS OF THE	37 B 17	38 B 18 REV SHE PRE K CHE APP R:	39 B 19 / EET PAREE Cenneth CKED eff Bow PROVE aymone	D BY n S. Rid BY ding	21 B 1	22 B 2	23 B	B 4 MIC PR	25 B 5	26 B 6	B 7 SE SI DLUM http	B 8 UPPL BBUS, b://ww	B 9 -Y CE, OHIO vw.ds	30 B 10 NTER O 432 ccc.dla	31 B 11 R COL 218-3: a.mil	32 B 12 LUMB 990	33 B 13	34 B 14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR U DEPA AND AGEI DEPARTMEI	35 B 15 NDAF OCIRC AWIN NG IS A ISE BY A RTMEN NCIES (36 B 16 CUIT G VAILAI ALL ITS DEFEN	37 B 17	38 B 18 REV SHE PREI K CHE APP R: DRA	39 B 19 / EET PAREE Cenneth CKED eff Bow PROVE aymone	D BY S. Rice BY d Monr APPRO	B 1 Ce	22 B 2	23 B	B 4 MIC PR MC	25 B 5	26 B 6	B 7 SE SI DLUM http	B B 8 UPPL IBUS D://ww	B 9 -Y CE, OHIO vw.ds	NTER D 432 acc.dla	31 B 11 R COL 218-39 a.mil	32 B 12 LUMB 990	33 B 13	34 B 14

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01	4005E-4	5000 gate programmable array	4 ns

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

M Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

Q or V Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
X	CMGA8-P156	156 <u>1</u> /	Pin grid array package
Υ	see figure 1	164	Quad flat package
Z	see figure 1164	Quad flat pa	ackage

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1/156 = actual number of pins used, not maximum listed in MIL-STD-1835.

STANDARD MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-97522
	REVISION LEVEL B	SHEET 2

1.3 Absolute maximum ratings. 2/

Supply voltage range to ground potential (V_{CC}) -0.5 V dc to +7.0 V dc DC input voltage range -0.5 V dc to V_{CC} +0.5 V dc Voltage applied to three-state output (V_{TS}) -0.5 V dc to V_{CC} +0.5 V dc Lead temperature (soldering, 10 seconds) +260°C Power dissipation (P_D) 2.0 W

Thermal resistance, junction-to-case (θ_{JC}):

Case outline X See MIL-STD-1835 Case outlines Y and Z 20°C/W 3/

Junction temperature (T_{.l}) +150°C 4/ Storage temperature range -65°C to +150°C

1.4 Recommended operating conditions. 5/

Case operating temperature range (T_C) -55°C to +125°C Supply voltage relative to ground (V_{CC}) +4.5 V dc minimum to +5.5 V dc maximum

Ground voltage (GND) 0 V dc

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation.

ELECTRONICS INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard EIA/JESD78 - IC Latch-Up Test.

(Applications for copies should be addressed to the Electronics Industries Association, 2500 Wilson Boulevard, Arlington, VA 22201; http://www.jedec.org.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

^{5/} All voltage values in this drawing are with respect to Vss.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 3

^{2/} Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{3/} When a thermal resistance for this case is specified in MIL-STD-1835 that value shall supersede the value indicated herein.

^{4/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Logic block diagram. The logic block diagram shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 42 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Delete the sequence specified as initial (preburn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 5 of table IIA herein.
- b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
- c. Interim and final electrical parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
- c. For device class M, subgroups 7, 8A, and 8B tests shall include verifying the functionality of the device. For device classes Q and V, subgroups 7, 8A, and 8B shall include verifying the functionality of the device.
- d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JESD 78 may be used for reference.
- e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 3 devices with no failures, and all input terminals tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 5

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions	Group A subgroups	Device	Lir	nits	Unit
		$\begin{array}{c} 4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V} \\ -55^{\circ}\text{C} \leq T_{C} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified} \end{array}$	subgroups	types	Min	Max	
High level output voltage	V _{OH}	$V_{CC} = 4.5 \text{ V}, I_{OH} = -4.0 \text{ mA}$	1, 2, 3	All	2.4		V
Low level output voltage 1/	V _{OL}	V _{CC} = 5.5 V, I _{OL} = 12 mA	1, 2, 3	All		0.4	V
Dynamic power consumption <u>2</u> / <u>3</u> /		V _{CC} = 5.5 V	1, 2, 3	All		<u>2</u> /	mW/ MHz
Quiescent LCA supply current 4/	I _{cco}	$V_{CC} = V_{IN} = 5.5 \text{ V}$	1, 2, 3	All		50	mA
Input leakage current	I _{IL}	V _{IN} = 0 V and 5.5 V, V _{CC} = 5.5 V	1, 2, 3	All	-10	+10	μΑ
Output leakage current	I _{OL}	$V_{IN} = 0 \text{ V}$ and 5.5 V, $V_{CC} = 5.5 \text{ V}$ with no load	1, 2, 3	All	-1.0	+1.0	mA
Pad pull-up current (when selected)	I _{RIN}	V _{IN} = 0 V	1, 2, 3	All	-0.2	-0.25	mA
Horizontal long line pull-up current (when selected)	I _{RLL}	At logic low	1, 2, 3	All	0.2	2.5	mA
Input capacitance	C _{IN}	See 4.4.1e	4	All		16	pF
Output capacitance	C _{OUT}	See 4.4.1e	4	All		16	pF
Functional test	FT	See 4.4.1c	7, 8A, 8B	All			
$T_{pid} + 14 T_{ilo} + Int. + T_{ops} + rtd$	t _{B1}		9, 10, 11	01		75.7	ns
T_{pid} + 14* T_{hho} + Int. + T_{ops} + rtd	t _{B2}					89.7	
T_{pid} + 14* T_{iho} + Int. + T_{ops} + rtd	t _{B3}					103.7	
$T_{pid} + 14^*T_{rio} + Int. + T_{ops} + rtd$	t _{B4}					127.5	
T _{cko} + Int. + T _{ick}	t _{B5}				10.1		1
T _{cko} + Int. + T _{hhck}	t _{B6}				11.1		-
T _{cko} + Int. + T _{dick}	t _{B7}				9.1		1
T _{cko} + Int. + T _{ihck}	t _{B8}				12.2		
T _{cko} + Int. + T _{ecck}	t _{B9}				10.1		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	6

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol	Conditions	Group A	Device	Lir	mits	Unit
		$\begin{array}{c} 4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V} \\ -55^{\circ}\text{C} \leq T_{C} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified} \end{array}$	subgroups	types	Min	Max	
$\begin{array}{c} \text{Interconnect} + t_{\text{pid}} + t_{\text{ops}} + \\ t_{\text{opcy}} + t_{\text{sum}} + t_{\text{BYP}} \end{array}$	t _{B10}		9, 10, 11	01		140.7	ns
Interconnect + t _{pid} + t _{ops} + t _{ascy} + t _{sum} -t _{BYP}	t _{B11}					173	
$\begin{array}{c} \text{Interconnect} + t_{\text{pid}} + t_{\text{ops}} + \\ t_{\text{incy}} + t_{\text{sum}} \end{array}$	t _{B12}					80.1	
	t _{B13}					57.5	
WIDE DECODER SWITCHING	CHARACTI	ERISTICS					
Full length, both pull-ups inputs from IOB I-pins	T _{WAF}	See figures 4 and 5 as applicable. <u>5</u> /	<u>3</u> /	01		9.5	ns
Full length, both pull-ups inputs from internal logic	T _{WAFL}		<u>3</u> /			12.5	
Half length, one pull-up inputs from IOB I-pins	T _{WAO}		<u>3</u> /			10.5	
Half length, one pull-up inputs from internal logic	T _{WAOL}		<u>3</u> /			12.5	
CLB SWITCHING CHARACTE	RISTICS						
Combinatorial delay F/G inputs to X/Y outputs	T _{ILO}	See figures 4 and 5, as applicable.	<u>6</u> /	01		3.9	ns
Combinatorial delay F/G inputs via H' to X/Y outputs	T _{IHO}		<u>6</u> /			5.9	
Combinatorial delay C inputs via H' to X/Y outputs	T _{HHO}		<u>6</u> /			4.9	
CLB fast carry logic operand inputs (F1, F2, G1, G4) to C _{OUT}	T _{OPCY}		<u>7</u> /			4.4	
CLB fast carry logic add/ subtract input (F3) to C _{OUT}	T _{ASCY}		<u>7</u> /			6.8	
CLB fast carry logic initialization inputs (F1, F3) to C _{OUT}	T _{INCY}		7/			2.9	
CLB fast carry logic C _{IN} through function generators to X/Y outputs	T _{SUM}		7/			5	
CLB fast carry logic C _{IN} to C _{OUT} , bypass function generators	T _{BYP}		<u>7</u> /			1	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 7

TABLE I. <u>Electrical performance characteristics</u>. - continued.

Test	Symbol	Conditions	Group A	Device	Lir	nits	Unit
		$\begin{array}{c} 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V} \\ -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified} \end{array}$	subgroups	types	Min	Max	
CLB SWITCHING CHARACTERIS	STICS - Co	ontinued.			•		1
Sequential delays clock K to outputs Q	Тско	See figures 4 and 5, as applicable	<u>6</u> /	01		15	ns
Set-up time before clock K, F/G inputs	T _{ICK}		<u>6</u> /		4		
Set-up time before clock K, F/G inputs via H'	T _{IHCK}		<u>6</u> /		6.1		
Set-up time before clock K, C inputs via H1	T _{HHCK}		<u>6</u> /		5		
Set-up time before clock K, C inputs via DIN	T _{DICK}		<u>6</u> /		3		
Set-up time before clock K, C inputs via EC	T _{ECCK}		<u>6</u> /		4		
Set-up time before clock K, C inputs via S/R, going low (inactive)	T _{RCK}		<u>3</u> /		4.2		
Hold time after clock K, F/G inputs	T _{CKI}		<u>6</u> /		0		
Hold time after clock K, F/G inputs via H'	T _{CKIH}		<u>6</u> /		0		
Hold time after clock K, C inputs via H1	Тскнн		<u>6</u> /		0		
Hold time after clock K, C inputs via DIN	T _{CKDI}		<u>6</u> /		0		
Hold time after clock K, C inputs via EC	T _{CKEC}		<u>6</u> /		0		
Hold time after clock K, C inputs via S/R, going low (inactive)	T _{CKR}		<u>3</u> /		0		
Clock high time	T _{CH}		<u>3</u> /		4.5		
Clock low time	T _{CL}		<u>3</u> /		4.5		
Set/Reset direct width (high)	T_RPW		<u>3</u> /		5.5		
Set/Reset direct delay, from C to Q	T _{RIO}		<u>6</u> /			6.5	
Master set/reset width (high or low)	T _{MRW}		<u>3</u> /		13		
Master set/reset delay from global set/reset net to Q	T _{MRQ}		<u>3</u> /			23	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	8

Test	, , , , , , , , , , , , , , , , , , ,		Group A	Device			Unit	
		$\begin{array}{c} 4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V} \\ -55^{\circ}\text{C} \leq T_{C} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified} \end{array}$	subgroups	types	Min	Max		
CLB SWITCHING CHARACTER	RISTICS (RA	AM OPTION)						
Read operation, address read cycle time (16 X 2)	T _{RC}	See figures 3 and 4, as applicable. <u>7/</u>	<u>4</u> /	01	4.5		ns	
Read operation, address read cycle time (32 X 1)	T _{RCT}		<u>4</u> /		6.5			
Read operation data valid after address change (no write enable) (16 X 2)	T _{ILO}		<u>4</u> /			3.9		
Read operation data valid after address change (no write enable) (32 X 1)	T _{IHO}		<u>4</u> /			5.9		
Read during write, clocking data into flip flop address setup time before clock K (16 X 2)	T _{ICK}		<u>4</u> /		4			
Read during write, clocking data into flip flop address setup time before clock K (32 X 1)	T _{IHCK}		<u>4</u> /		6.1			
Read during write, data valid after WE going active (16 X 2)	T _{WO}		<u>4</u> /			10		
Read during write, (DIN stable before WE) (32 X 1)	T _{WOT}		<u>4</u> /			12		
Read during write, data valid after DIN (16 X 2)	T _{DO}		<u>4</u> /			9		
Read during write, (DIN change during WE) (32 X 1)	T _{DOT}		<u>4</u> /			11		
Read during write, clocking data into flip flop, WE setup time before clock K (16 X 2)	T _{WCK}		<u>4</u> /		8			
Read during write, clocking data into flip flop, WE setup time before clock K (32 X 1)	T _{WCKT}		<u>4</u> /		9.6			

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-97522
		REVISION LEVEL B	SHEET 9

TABLE I. <u>Electrical performance characteristics</u> - continued.

Test	Symbol	Conditions $4.5 \text{ V} \leq \text{V}_{CC} \leq 5.5 \text{ V}$	Group A subgroups	Device types	Lir Min	nits Max	Unit	
		-55°C ≤ T _C ≤ +125°C unless otherwise specified			141111	IVIGA		
CLB SWITCHING CHARACTERISTICS (RAM OPTION) - Continued.								
Read during write, clocking data into flip flop, data setup time before clock K (16 X 2)	T _{DCK}	See figures 3 and 4, as applicable. <u>7</u> /	<u>4</u> /	01	7		ns	
Read during write, clocking data into flip flop, data setup time before clock K (32 X 1)	T _{DCKT}		<u>4</u> /		8			
Write operation, address write cycle time (16 X 2)	T _{WC}		<u>4</u> /		8			
Write operation, address write cycle time (32 X 1)	T _{WCT}		<u>4</u> /		8			
Write operation, write enable pulse width (high) (16 X 2)	T _{WP}		<u>4</u> /		4			
Write operation, write enable pulse width (high) (32 X 1)	T _{WPT}		<u>4</u> /		4			
Write operation, address setup time before beginning of WE (16 X 2)	T _{AS}		<u>4</u> /		2			
Write operation, address setup time before beginning of WE (32 X 1)	T _{AST}		<u>4</u> /		2			
Write operation, address hold time after end of WE (16 X 2)	T _{AH}		<u>4</u> /		2			
Write operation, address hold time after end of WE (32 X 1)	Т _{АНТ}		<u>4</u> /		2			
Write operation, DIN setup time before end of WE (16 X 2)	T _{DS}		<u>4</u> /		4			
Write operation, DIN setup time before end of WE (32 X 1)	T _{DST}		<u>4</u> /		5			
Write operation, DIN hold time after end of WE	T _{DHT}		<u>4</u> /		2			

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 10

TABLE I. <u>Electrical Performance Characteristics</u> - continued.

Test	Symbol	Conditions	Group A	Device	Li	mits	Unit
		$\begin{array}{c} 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V} \\ -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified} \end{array}$	subgroups	types	Min	Max	
IOB SWITCHING CHARACTERI	STICS		•				1
Input propagation delay, pad to I1, I2	T _{PID}	See figures 3 and 4 as applicable.	<u>5</u> /	01		3	ns
Input propagation delay, pad to I1, I2, via transparent latch (fast)	T _{PLI}		<u>4</u> /			6	
Input propagation delay, pad to I1, I2, via transparent latch (with delay)	T _{PDLI}		<u>4</u> /			12	
Input propagation delay, clock (IK) to I1, I2, (flip-flop)	T _{IKRI}		<u>4</u> /			6.8	
Input propagation delay, clock (IK) to I1, I2, (latch enable)	T _{IKLI}		<u>4</u> /			7.3	
Setup time, pad to clock (IK), fast	T _{PICK}	See figures 3 and 4 as applicable.	<u>4</u> /		4		
Setup time, pad to clock (IK), with delay	T _{PICKD}	1.00 1.10 1.20	<u>4</u> /		10.9		
Hold time, pad to clock (IK), fast	T _{IKPI}		<u>4</u> /		0		
Hold time, pad to clock (IK), with delay	T _{IKPID}		<u>4</u> /		0		
Output propagation delay clock (OK) to pad, (fast)	T _{OKPOF}	See figures 3 and 4 as applicable.	<u>4</u> /			7.5	
Output propagation delay clock (OK) to pad, (slew rate limited)	T _{OKPOS}		<u>4</u> /			11.5	
Output propagation delay output (O) to pad (fast)	T _{OPF}		<u>4</u> /			8	

STANDARD MICROCIRCUIT DRAWING	SIZE A	
DEFENSE SUPPLY CENTER COLUMBUS		DEVISION LEVEL

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

 ${\sf TABLE\ I.}\ \underline{\sf Electrical\ Performance\ Characteristics} \ {\sf -continued.}$

Test	Symbol	Conditions	Group A	Device	Lir	nits	Unit
		$\begin{array}{c} 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V} \\ -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified} \end{array}$	subgroups	types	Min	Max	
IOB SWITCHING CHARACTER	ISTICS - co	ntinued					
Output propagation delay output (O) to pad (slew rate limited)	T _{OPS}	See figures 3 and 4 as applicable. 9/ 10/	<u>5</u> /	01		12	ns
Output propagation delay 3-state to pad begin hi-Z (fast)	T _{TSHZF}		<u>8</u> /			10	
Output propagation delay 3-state to pad active and valid (fast)	T _{TSONF}		<u>8</u> /			10	
Output propagation delay 3-state to pad active and valid (slew rate limited)	T _{TSONS}		<u>8</u> /			13.7	
Setup time, output (O) to clock (OK)	T _{OOK}		<u>4</u> /		5		
Hold time, output (O) to clock (OK)	Токо		<u>4</u> /		0		
Clock high or low time	T _{CH} / T _{CL}		<u>4</u> /		4.5		
Global set/reset delay from GSR net through Q to I1, I2	T _{RRI}		<u>4</u> /			12	
Global set/reset delay from GSR net to pad	T _{RPO}		<u>4</u> /			15	
Global set/reset GSR width	T_{MRW}		<u>4</u> /		13		

STANDARD						
MICROCIRCUIT DRAWING						

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-97522
	REVISION LEVEL B	SHEET 12

 ${\sf TABLE\ I.}\ \underline{\sf Electrical\ Performance\ Characteristics} \ {\sf -continued.}$

Test	Symbol			Group A	Device	Lin	nits	Unit		
		$4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$ $-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$ unless otherwise specified			subgroups	types	Min	Max		
GUARANTEED INPUT AND OUTPUT PARAMETERS (Pin to Pin, TTL inputs)										
Global clock to output (fast) using OFF	T _{ICKOF}	OFF = Output IFF = Input Flip			11/	01		14	ns	
Global clock to output (slew-limited) using OFF	T _{ICKO}							18		
Input setup time, using IFF (no delay)	T _{PSUF}						2			
Input hold time, using IFF (no delay)	T_PHF						4.6			
Input setup time, using IFF (with delay)	T _{PSU}						8.5			
Input hold time, using IFF (with delay)	T _{PH}						0			
CLB EDGE TRIGGERED (S	CLB EDGE TRIGGERED (Synchronous) RAM SWITCHING CHARACTERISTICS GUIDELINES									
Address write cycle	T _{WCS}			16x2	<u>4</u> / <u>13</u> /	01	15		ns	
time (clock K period)	T _{WCTS}			32X1			15			
Clock K pulse width	T _{WPS}			16X2			7.5			
(active edge)								1	ms	
	T _{WPTS}		\rightarrow	32X1			7.5		ns	
		See figure 5	Size of					1	ms	
Address setup time	T _{ASS}	occ ligure o	RAM	16X2			2.8		ns	
before clock K	T _{ASTS}		\rightarrow	32X1			2.8			
Address hold time	T _{AHS}			16X2			0			
after clock K	T _{AHTS}			32X1			0			
DIN setup time	T _{DSS}			16X2			3.5			
before clock K	T _{DSTS}			32X1			2.5			
DIN hold time	T_{DHS}			16X2			0			
after clock K	T _{DHTS}			32X1			0			

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 13

TABLE I. <u>Electrical Performance Characteristics</u> - continued.

Test	Symbol			Group A	Device	Lin	nits	Unit	
		$\begin{array}{l} 4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V} \\ -55^{\circ}\text{C} \leq T_{C} \leq +125^{\circ}\text{C} \\ \text{unless otherwise specified} \end{array}$			subgroups	types	Min	Max	
CLB EDGE TRIGGERED	(Synchronou	ıs) RAM SWITCI	HING CH	ARACTE	RISTICS GUI	DELINES -C	Continued		
WE setup time before clock K	T _{WSS}			16X2	<u>12</u> / <u>13</u> /	01	2.2		ns
before clock K	T _{WSTS}	See figure 5		32X1			2.2		
WE hold time after clock K	T _{WHS}		→ Size	16X2			0		
after clock K	T _{WHTS}		of RAM	32X1			0		
Data valid after clock K	T _{WOS}		\rightarrow	16X2				10.3	
CIOCK K	T _{WOTS}			32X1				11.6	
CLB EDGE TRIGGERED	CLB EDGE TRIGGERED (Synchronous) DUAL-PORT RAM SWITCHING CHARACTERISTICS GUIDELINES								
Address write cycle time (clock K period)	T _{WCDS}			16X1	<u>12</u> / <u>13</u> /	01	15		ns
Clock K pulse width (active edge)	T _{WPDS}			16X1			7.5		
			→ Size					1	ms
Address setup time before clock K	T _{ASDS}	See figure 6	of RAM	16X1			2.8		ns
Address hold time after clock K	T _{AHDS}		\rightarrow	16X1			0		
DIN setup time before clock K	T _{DSDS}			16X1			2.2		
Din hold time after clock K	T _{DHDS}			16X1			0		
WE setup time before clock K	T _{WSDS}			16X1			2.2		
WE hold time after clock K	T _{WHDS}			16X1			0.3		
Data valid after clock K	T _{WODS}			16X1				10	

- $\underline{1}$ / With 50 percent of the outputs simultaneously sinking 4 mA.
- With no output current loads, no active input or long line pull-resistors, all package pins at V_{CC} or GND, and the LCA configured with a MakeBits "tie" option.
- $\underline{3}$ / These delays are specified from the decoder input to the decoder output. For pad-to-pad delays, add the input delay (T_{PID}) and output delay (T_{OPF} or T_{OPS}).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	14


TABLE I. Electrical Performance Characteristics - continued.

- 4/ Parameter is not tested but is guaranteed by characterization data which is taken at initial device introduction and prior to the introduction of significant changes.
- <u>5</u>/ Parameter is not directly tested. Devices are first 100 percent functionality tested. Benchmark patterns (t_{B1} t_{B13}) are then used to determine the compliance of this parameter. Characterization data is taken at initial device introduction and prior to the introduction of significant changes.
- $\underline{6}$ / Benchmark patterns (t_{B1} t_{B13}) are used to determine compliance to this parameter.
- 7/ Timing for the 16 X 1 RAM option is identical to 16 X 2 RAM timing.
- 8/ Values indicated are guaranteed by characterization data if application note, provided by manufacturer, is followed. If application note is not followed, indicated values are typical only.
- 9/ Timing is measured at pin threshold, with 50 pF external capacitive loads including test fixture. Slew rate limited output rise/fall times are approximately two times longer than fast output rise/fall times. A maximum total external capacitive load for simultaneous fast mode switching in the same direction is 200 pF per power/ground pin pair. For slew rate limited outputs this total is two times larger. Exceeding this maximum capacitive load can result in ground bounce of greater than 1.5 V amplitude, less than 5 ns duration, which might cause problems when the LCA drives clocks and other asynchronous signals.
- 10/ Voltage levels of unused (bonded and un-bonded) pads must be valid logic levels. Each can be configured with the internal pull-up or pull-down resistor or alternatively configured as a driven output or be driven from an external source.
- 11/ Input pad setup times and hold times are specified with respect to the internal clock (IK). To calculate system setup time, subtract clock delay (clock pad to IK) from the specified input pad setup time value, but do not subtract below zero. "Negative" hold time means that the delay in the input data is adequate for the external system hold time to be zero, provided the input clock uses the global signal distribution from pad to IK.
- 12/ Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Some internal timing parameters are derived from benchmark timing patterns.
- 13/ Timing for the 16X1 RAM option is identical to 16X2 RAM timing. Applicable Read timing specifications are identical to Level-Sensitive Read timing.

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-97522
	REVISION LEVEL B	SHEET 15




NOTE:

1. Package has top marking on lid side, therefore, pin out goes counterclockwise when device is mounted with lid in up position. (See additional notes on page 18)

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	16



NOTE:

1. Package has top marking on non-lid side, therefore, pin out goes clockwise when device is mounted with lid in down position. (See additional notes on page 18)

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	17

Case Y and Z - Continued

Inches	mm	Inches	mm
.001	0.02	.035	0.89
.002	0.05	.040	1.02
.005	0.13	.043	1.09
.006	0.15	.086	2.18
.007	0.18	.115	2.92
.008	0.20	.695	17.65
.010	0.25	.800	20.32
.0175	0.44	.845	21.46
.020	0.51	1.130	28.70
.021	0.53	1.290	32.77
.025	0.64	1.500	38.10
.030	0.76	2.300	58.42
		2.500	63.50

NOTES:

The US government preferred system of measurement is the metric SI system. However, this item was originally designed using inch-pound units of measurement. In the event of conflict between the metric and inch-pound units, the inch-pound units shall take precedence.

The leads of this package style shall be protected from mechanical distortion and damage such that dimensions pertaining to relative lead/body "true positions" and lead "coplanarity" are always maintained until the next higher level package attachment process is complete. Package lead protection mechanisms (tie bars) are shown on the drawing for reference only. When microcircuit devices contained in this package style are shipped for use in Government equipment, or shipped directly to the Government as spare parts or mechanical qualification samples, lead "true position" and "coplanarity" protection shall be in place.

FIGURE 1. Case outline - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	18

Case outline X

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B16	I/O (A17) I/O I/O (TCK) NC I/O (TMS) I/O I/O I/O I/O I/O I/O I/O NC I/O NC I/O M1 M0 I/O (A14) SGCK1 (A15, I/O) PGCK1 (A16, I/O) I/O	C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 C13 C14 C15 C16 D1 D2 D3 D14 D15 D16 E1 E2 E3 E14 E15 E16 F1 F2 F3 F14	I/O (A13) I/O V _{CC} GND I/O I/O (LDC) NC NC NC NC I/O I/O (HDC) I/O NC I/O I/O (A12) I/O I/O (A11) GND GND I/O (A11) GND GND	F15 F16 G1 G2 G3 G14 G15 G16 H1 H2 H3 H14 H15 J1 J2 J3 J14 J15 J16	I/O

FIGURE 2. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	19

Case outline X - Continued.

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
K1 K2 K3 K14 K15 K16 L1 L13 L14 L15 M1 M15 M16 N1 N1 N15 N16 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10	I/O I/O (A5) I/O (A4) I/O I/O I/O I/O I/O I/O I/O GND GND I/O I/O NC NC I/O I/O I/O I/O NC I/O I/O I/O I/O SOB I/O	P11 P12 P13 P14 P15 P16 R1 R2 R3 R4 R5 R6 R7 R8 R9 R10 R11 R12 R13 R14 R15 R16 T1 T2 T3 T4 T5 T6 T7 T8 T9 T10 T11 T12	GND I/O V _{CC} GND I/O I/O (A0, WS) CCLK I/O I/O NC I/O NC I/O I/O NC I/O NC I/O NC I/O PROG DONE SGCK3 (I/O) TD0 SGCK4 (DOUT, I/O) I/O I/O I/O I/O I/O I/O I/O SGCK4 (DOUT, I/O) I/O	T13 T14 T15 T16	I/O I/O (D6) PGCK3 (I/O) I/O (D7)

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 20

Case outline Y and Z

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28	GND PGCK1 (A16, I/O) I/O (A17) I/O I/O NC I/O (TDI) I/O (TCK) NC GND I/O	29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56	I/O GND NC I/O I/O I/O I/O I/O NC I/O SGCK2 (I/O) M1 GND M0 V _{CC} M2 PGCK2 (I/O) I/O (HDC) I/O NC I/O NC I/O	57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84	I/O I/O I/O I/O I/O I/O (ERR, INIT) V _{CC} GND I/O

FIGURE 2. <u>Terminal connections</u> - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 21

Case outline Y and Z - Continued.

Device type	All	Device type	All	Device type	All
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110	I/O (D7) PGCK3 (I/O) I/O NC I/O (D6) I/O (D6) I/O NC GND I/O I/O (D5) I/O (CS0) I/O (D4) I/O (D3) I/O (D3) I/O (D2) I/O (D2) I/O	112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138	I/O GND NC I/O (D1) I/O (RCLK - BUSY /RDY) I/O NC I/O I/O (D0, DIN) SGCK4 (DOUT,I/O) CCLK V _{CC} TDO GND I/O (A0, WS) PGCK4, (A1, I/O) I/O NC I/O I/O (CSI, A2) I/O (A3) NC NC GND I/O (A4)	139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164	I/O (A5) I/O I/O I/O (A6) I/O (A7) GND V _{CC} I/O (A8) I/O (A9) I/O I/O I/O (A10) I/O (A11) I/O I/O (A11) I/O I/O (A12) I/O (A13) NC I/O (A14) SGCK1 (A15, I/O) V _{CC}

FIGURE 2. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 22



Simplified block diagram of CLB C₁THRU C₄ — SR/H₀ EC D_{IN}/H₁ S/R CONTROL G4 -LOGIC FUNCTION OF G G1-G4 DIN G3 D G' G2 G1 LOGIC FUNCTION OF H' F',G', AND H1 RD F4 -LOGIC FUNCTION OF F F1-F4 F3 **BYPASS** S/R CONTROL F2 DIN F1 ΧQ G' K —— (CLOCK) RD MULTIPLEXER CONTROLLED BY CONFIGURATION PROGRAM (RAM and Carry logic functions not shown) FIGURE 3. Logic block diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 24

CONFIGURABLE LOGIC BLOCK (CLB) c_{out} CINDOMN D_{IN} CARRY LOGIC G CARRY G4 · G3 · DIN G G2 -G1 c_{outo} Н1-Н F CARRY DIN F4-F F3 · F2 -F1 c_{OUT} s/R CINUP


FIGURE 3. Logic block diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 25

Detail of dedicated carry logic c _{out} G1 -0 G2-I 0 G4 C OUTO G3-TO - FUNCTION GENERATIONS F2 -F1 -М М 0 М 1 F3-М 0 М CINUP CINDOWN

FIGURE 3. Logic block diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 26



16 X 2 (or 16 X 1) edge-triggered single port RAM




FIGURE 3. Logic block diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 27

16 X 1 edge-triggered dual-port RAM




FIGURE 3. Logic block diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	28




FIGURE 3. Logic block diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 29

BOUNDARY SCAN LOGIC IOB \Box -0 DATA IN IOB IOB _ IOB ΙďΒ \Box -0 sd D Q Q IOB IOB -LΕ BYPASS REGISTER IOB IOB □ -IOB.I-INSTRUCTION REGISTER M TDO U X TDI sd D Q D Q LΕ INSTRUCTION REGISTER TDQ X TDI IOB.Q-IOB.T-IOB -IOB BYPASS REGISTER sd D Q 😝 lo a IOB IOB $\neg\Box$ IOB IOB -UPDATE EXTEST DATAOUT IOB IOB IOB IOB _ SHIFT/ CLOCK DATA CAPTURE REGISTER IOB IOB SECTION A-A IOB IOB -IOB IOB IOB IOB IOB P $\overline{\mathsf{P}}$ Ь Ь

FIGURE 3. Logic block diagrams - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 30

GENERAL LOGIC CELL ARRAY (LGA) SWITCHING CHARACTERISITICS




FIGURE 4. Timing diagrams and switching characteristics.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	31

CONFIGURABLE LOGIC BLOCK (CLB) SWITCHING CHARACTERISTICS




FIGURE 4. Timing diagrams and switching characteristics - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-97522
		REVISION LEVEL B	SHEET 32

XO, YO OUTPUTS





FIGURE 4. <u>Timing diagrams and switching characteristics</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 33

SYNCHRONOUS DRAM



DUAL PORT RAM





FIGURE 4. <u>Timing diagrams and switching characteristics</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 34






FIGURE 5. Load circuit.

STANDARD
MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-97522
	REVISION LEVEL B	SHEET 35

- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition B. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- 4.5 <u>Delta measurements for device classes Q and V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and q
- 4.6 <u>Programming procedures</u>. The programming procedures shall be as specified by the device manufacturer and shall be made available upon request.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD		
MICROCIRCUIT DRAWING		

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-97522
	REVISION LEVEL B	SHEET 36

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line no.	Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
		Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1, 7, 9	1, 7, 9
2	Static burn-in (method 1015)	Required	Required	Required
3	Same as line 1			1* Δ
4	Dynamic burn-in (method 1015)	Not Required	Not Required	Not Required
5	Final electrical parameters (see 4.2)	1*, 2, 3,7*, 8A,8B,9,10,11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
6	Group A test requirements (see 4.4)	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
7	Group C end-point electrical parameters (see 4.4)	2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B, 9, 10, 11 Δ
8	Group D end-point electrical parameters (see 4.4)	2, 3, 8A, 8B	2, 3, 8A, 8B	2, 3, 8A, 8B
9	Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ Blank spaces indicate tests are not applicable.
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroups 7, 8A, and 8B functional tests shall verify the functionality of the device.
- 4/ * indicates PDA applies to subgroup 1 and 7.
- 5/ ** see 4.4.1e.
- $\overline{\underline{6}}$ / Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- <u>7</u>/ See 4.4.1d.

TABLE IIB. Delta limits at +25°C.

Parameter 1/	Device types
	All
I _{CCO} standby	±1 mA of specified limit in table I.
I _{IL}	±1 µA of specified limit in table I.

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET 37

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

V	LE O V CLIDDI V VOI TACE
V _{CC} GND	
CCLK	
DONE PROGRAM	
RCLK	
M0	
M1	
M2	
TDO	
TDI	
TCK	
TMS	
	HIGH DURING CONFIGURATION
_	LOW DURING CONFIGURATION
INIT	INIT
PGCK1-PGCK4	PRIMARY GLOBAL INPUTS
RDY/BUSY	During peripheral parallel mode configuration, this pin indicates when the chip is
	ready for another byte of data to be written into it. After configuration is complete,
	this pin becomes a user programmed I/O pin.
CSO	CHIP SELECT, WRITE
CS1	CHIP SELECT, WRITE
WS	WRITE STROBE
RS	READ STROBE
A0-A17	ADDRESS
D0-D7	DATA
DIN	DATA INPUT
DOUT	DATA OUTPUT
I/O	INPUT/OUTPUT

6.5.1 <u>Timing limits</u>. The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 38

6.5.2 Waveforms.

Waveform symbol	Input	Output
	MUST BE VALID	WILL BE VALID
	CHANGE FROM H TO L	WILL CHANGE FROM H TO L
	CHANGE FROM L TO H	WILL CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGING STATE UNKNOWN
		HIGH IMPEDANCE

6.6 Sources of supply.

- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

BUFFER SWITCHING CHARACTERISTICS

Test	Symbol	Conditions	Group A subgroups Device type Min Max		Limits		l lmit
		$ \begin{array}{c} -55^{\circ}C \leq T_{C} \leq +125^{\circ}C \\ 4.5 \text{ V} \leq V_{CC} \leq 5.5 \text{ V} \\ \text{unless otherwise specified} \end{array} $		Max	Unit		
TBUF driving a horizontal Longline (L.L.) I to L.L. while T is low (buffer active)	T _{IO1}	See note.	N/A	All		5.0	ns
TBUF driving a horizontal Longline (L.L.) I going low to L.L. going from resistive pull up high to active low, (TBUF configured as open drain	T _{IO2}					6.0	
T going low to L.L. active and valid	T _{ON}					7.0	
T to L.L. inactive	T _{OFF}					1.8	
T going high to L.L. (inactive) with single pull-up resistor	T _{PUS}					23	
T going high to L.L. (inactive) with pair of pull-up resistor	T_{PUF}					10	

NOTE: These values are typical. They are not tested, characterized, or guaranteed but are derived from benchmark timing patterns.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-97522
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 39

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 08-08-13

Approved sources of supply for SMD 5962-97522 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9752201QXC	68994	XC4005E-4PG156B
5962-9752201QYC	68994	XC4005E-4B164B
5962-9752201QZC	68994	XC4005E-4B164B

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

 Vendor CAGE
 Vendor name

 number
 and address

68994 Xilinx, Incorporated 2100 Logic Drive San Jose, CA 95124

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.