
| | | | | | | | | | | ONS | | | | | | | | | | |
|--|---|--|------------------------------------|---|--|---|--|--------------------------|-------------------|--------------------------------------|----------------|----------------------------------|----------------------------------|--|-------------------------------|-------------------------------|-----------------------|----------------------------|--------------------|---------|
| LTR | | | | | C | ESCR | RIPTIO | N | | | | | DA | TE (YI | R-MO- | -DA) | | APPF | ROVE |) |
| А | Chai | nges t | o table | el.Ed | litorial | chang | es thre | ougho | ut. | | | | 89-10-16 | | M.A. Frye | | | | | |
| В | Rem | noved y | vendo | | E 617 | 72 as : | source | e of su | pply fo | drawir or case | | ie Y. | | 92-0 |)5-14 | | M.A. Frye | | | |
| С | sour CAG note | ce of s SE 617 s <u>6</u> / ar | supply 72 as nd <u>7</u> / t | for de sourc | evice ty e of su e I. Ad | /pes 0 upply fo ld note | 1 throu or devi | ugh 06 ice typ | and a es 07 | GE 61 add ver throug wavefc | ndor h 12. | | | 93-0 |)9-16 | | M.A | M.A. Frye | | |
| D | Chai | nges i | n acco | ordanc | e with | NOR | 5962-F | R132-9 | 94. | | | | | 94-0 | 03-30 | | M. A | A. Frye | : | |
| E | | nges t erplate | | ela.c. | paran | neters | based | l on up | dated | die. l | Jpdate | ed | | 99-1 | 12-01 | | Ray | mond | Monni | n |
| F | | - | | te and | part c | of five y | /ear re | eview. | tcr | | | | | 07-0 |)7-11 | | Rob | ert M. | Hebe | |
| THE FRONT | PAGE | OF TH | HIS DI | RAWIN | NG HA | S BEE | EN RE | PLAC | ED | | | | | | | | | | | |
| REV SHEET REV SHEET | F 15 | OF TH F 16 | HIS DF | F 18 | F 19 | S BEE F 20 | F 21 | F 22 | F 23 | F 24 | | | | | | | | | | |
| REV SHEET REV SHEET REV STATU | F 15 IS | F | F | F 18 RE ^v | F 19 V | F | F | F 22 F | F 23 F | | F | F | F 7 | F | F | F 10 | F 11 | F 12 | F 13 | F 14 |
| REV SHEET REV SHEET | F 15 IS | F | F | F 18 RE ¹ SHI | F 19 V EET | F | F 21 F 1 | F 22 F 2 | F 23 | 24 F | 5 | 6 | 7 | 8 | 9 | F 10 | 11 | 12 | 13 | F 14 |
| REV SHEET REV SHEET REV STATU OF SHEETS PMIC N/A | F 15 S NDAF | F 16 | F | F 18 RE [\] SHI PRE | F 19 V EET Ja | F 20 ED BY mes E | F 21 F 1 | F 22 F 2 son | F 23 F | 24 F | 5 | 6 EFEN | 7 SE SI | 8 UPPL | 9 .Y CE , OHI0 | 10 | 11 R COL 218-39 | 12 .UMB | 13 | |
| REV SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO DRAWII FOR U | F 15 S NDAF DCIRC AWING NG IS A JSE BY / RTMEN | F 16 RD CUIT G VAILAI ALL ITS | F 17 BLE | F 18 RE ^V SHI PRE | F 19 V EET Ja ECKEE Ch | F 20 ED BY mes E D BY | F 21 F 1 . Jamis | F 22 F 2 son | F 23 F | 24 F 4 | 5 DI ROC | 6 EFEN CC | 7 SE S DLUN <u>http</u> | 8 UPPL IBUS D://ww | 9 .Y CE , OHIO yw.ds | 10 NTEF O 432 | 11 218-39 a.mil | 12 .UMB 990 | 13 US | 14 |
| REV SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO DR/ THIS DRAWII FOR U | F 15 S NDAF DCIRC AWING NG IS A JSE BY / RTMEN NCIES (| F 16 RD CUIT G VAILAI ALL ITS DF THE | F 17 BLE | F 18 RE ^V SHI PRE | F 19 V EET FPARE Ja ECKEE Ch PROV Min | F 20 ED BY mes E D BY arles I | F 21 F 1 . Jamis Reusir | F 22 F 2 son | F 23 F 3 | 24 F 4 | 5 DI ROC | 6 EFEN CC | 7 SE S DLUN <u>http</u> | 8 UPPL IBUS D://ww | 9 .Y CE , OHIO yw.ds | 10 INTER O 432 IGITA | 11 218-39 a.mil | 12 .UMB 990 | 13 US | 14 |
| REV SHEET REV SHEET REV STATU OF SHEETS PMIC N/A STA MICRO DRA THIS DRAWII FOR U DEPA AND AGEI DEPARTMEI | F 15 S NDAF DCIRC AWING NG IS A JSE BY / RTMEN NCIES (| F 16 RD CUIT G VAILAI ALL ITS DF THE DEFEN | F 17 BLE | F 18 RE ^V SHI PRE CHE | F 19 V EET PARE Ja ECKEE Ch PROV Mit | F 20 ED BY mes E D BY arles F ED BY chael <i>i</i> chael <i>i</i> 8-12-1 | F 21 F 1 . Jamis Reusir A. Frye ROVA 2 | F 22 F 2 son | F 23 F 3 | 24 F 4 MIC DUA | 5 DI ROC | 6 EFEN CC IRCU DRT S | 7 SE S DLUN <u>http</u> | 8 BUPPL BUS D://ww EMOF , MON | 9 .Y CE , OHIO yw.ds | 10 NTER 0 432 cc.dl | 11 218-39 a.mil | 12 .UMB 990 MOS 2 | 13 US 2K X / | 14 |

| 1. | SCOPE |
|----|-------|
| | |

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.4 Recommended operating conditions.

| Supply voltage range (V _{CC}) | 4.5 V dc to 5.5 V dc |
|--|---------------------------|
| High level input voltage range (V _{IH}) | 2.2 V dc to 6.0 V dc |
| Low level input voltage range (VIL) | -0.5 V dc to +0.8 V dc 2/ |
| Case operating temperature range (T _c) | -55°C to +125°C |

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

| MIL-STD-883 - | Test Method Standard Microcircuits. |
|----------------|--|
| MIL-STD-1835 - | Interface Standard Electronic Component Case Outlines. |

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or <u>http://assist.daps.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 <u>Truth tables</u>. The truth tables shall be as specified on figure 3.

3.2.4 <u>Block diagram</u>. The block diagram shall be as specified on figure 4.

 $2/V_{IL}(min) = -3.0 V dc$ for pulse width less than 20 ns.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-88610 |
|----------------------------------|-----------|----------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS | | REVISION LEVEL | SHEET |
| COLUMBUS, OHIO 43218-3990 | | F | 3 |

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-88610 |
|----------------------------------|-----------|----------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS | | REVISION LEVEL | SHEET |
| COLUMBUS, OHIO 43218-3990 | | F | 4 |

| | | TABLE I. <u>E</u> | lectrical perf | ormance cl | naracter | ristics. | | | | |
|--|------------------|---|---|--------------------|----------------|----------|-----------------|------------|-----------|----------|
| Test | Symbol | -55°C V _{CC} = | $\begin{array}{l} Conditions\\ -55^\circ C \leq T_C \leq +125^\circ C\\ V_{CC} = 4.5 \ V \ to \ 5.5 \ V\\ unless \ otherwise \ specified \end{array}$ | | Grou subgro | | Device types | | mits | Unit |
| Output high voltage | V | $V_{\rm CC}$ = 4.5 V, I _c | | | 1, 2 | 2 | All | Min 2.4 | Max | V |
| Output high voltage | V _{OH} | $V_{CC} = 4.5 \text{ V}, 1_{C}$ $V_{IL} = 0.8 \text{ V}, V_{II}$ | | 3 | Ι, Ζ | ., 3 | All | 2.4 | | V |
| Output low voltage | V _{OL} | V _{CC} = 4.5 V, V _{IL} = 0.8 V, | $I/O_0 - I/O_1$ $I_{OL} = 4.0 \text{ r}$ | | 1, 2 | ., 3 | All | | 0.4 | V |
| | | V _{IH} = 2.2 V, | BUSY I _{OL} = 16 m | | 1, 2 | ., 3 | All | | 0.5 | V |
| Input leakage current | ILI | V _{CC} = 5.5 V, G | | | 1, 2 | . 3 | All | | 10 | μΑ |
| Output leakage current | ILO | | | | 1, 2 | | All | | 10 | μΑ |
| | .50 | V _{CC} = 5.5 V, 0 GND ≤ V _{OUT} ≤ | | | ., _ | ., C | | | | μιτ |
| Dynamic operating | I _{CC} | $V_{\rm CC} = 5.5 \text{V}, \overline{\text{C}}$ | CE = V _{IL} , | | 1, 2 | ., 3 | 01-04 | | 260 | mA |
| current (both ports | | f = f _{MAX} 1/, ou | tputs open | | | | 05,06 | | 280 | |
| active) | | | | | | | 07-10 | | 310 | |
| | | | | | | | 11-12 | | 315 | |
| Standby power supply | I _{SB1} | \overline{CE}_{L} and $\overline{CE}_{R} \ge V_{IH}$ | | | 1, 2 | ., 3 | 01-04 | | 75 | mA |
| current (both ports- TTL input levels) | | V _{CC} = 5.5 V, f | = f _{MAX} <u>1</u> / | | | | 05,06 | | 80 | |
| Standby power supply | I _{SB2} | $V_{\rm CC} = 5.5 \text{V}, \overline{\text{C}}$ | \overline{E}_{L} or \overline{E}_{R} | ≥ V _{IH,} | 1, 2 | ., 3 | 01-04 | | 170 | mA |
| current (one port- | | $f = f_{MAX} \frac{1}{2}$, act | tive port | · | | | 05,06 | | 180 | |
| TTL input levels) | | outputs open | | | | | 07-10 | | 200 | |
| | | | | | | | 11-12 | | 210 | |
| Full standby power supply current (both ports-CMOS input | I _{SB3} | $V_{CC} = 5.5 V, f$ and $\overline{CE}_R \ge V_C$ $V_{IN} \ge V_{CC} - 0.2$ | _{CC} -0.2 V, | | 1, 2 | 2, 3 | All | | 30 | mA |
| levels) | | | | | 1.0 | | 04.00 | | 455 | |
| Full standby power | I _{SB4} | V _{CC} = 5.5 V, f _N | | | 1, 2 | ., 3 | 01,02 | | 155 | mA |
| supply current (one port-CMOS input | | \overline{CE}_{L} or \overline{CE}_{R} | | | | | 03,04 | | 160 | |
| levels) | | V _{IN} ≥ V _{CC,} -0.2 | | / | | | 05,06 | | 170 | |
| | | active port out | puts open | | | | 07-10 11,12 | | 190 | |
| Input capacitance | C _{IN} | | / <u>-0</u> .\/ | | 4 | | All | | 200 11 | nE |
| | | $V_{CC} = 5.0 \text{ V}, V_{IN} = 0 \text{ V},$ f = 1.0 MHz, T _A = +25°C, | | | 4 | | 711 | | | pF |
| | | See 4.3.1c | $_{A} = 1200,$ | | | | | | | |
| See footnotes at end of | table. | | | | <u>I</u> | | | <u> </u> | <u>I</u> | <u> </u> |
| | | D DRAWING | | SIZE A | | | | | 5962- | -88610 |
| DEFENSE SUP | | ER COLUMBU | S | | | REVIS | SION LEVE F | L | SHEET | 5 |

| | ТΔ | BLE I. Electrical performan | ce characteristics | - cont | inued | | | |
|------------------------------------|------------------|---|--|--------|-----------------|--------|-------|-------|
| Test | Symbol | $\begin{array}{c c} \hline & \underline{\text{Conditions}}\\ & -55^\circ\text{C} \leq \text{T}_\text{C} \leq +125\\ & \text{V}_\text{CC} = 4.5 \text{ V to } 5.5 \end{array}$ | $\begin{array}{llllllllllllllllllllllllllllllllllll$ | | Device types | Limits | | Unit |
| | | unless otherwise spe | ecified | | | Min | Max | |
| Output capacitance | C _{OUT} | $V_{CC} = 5.0 \text{ V}, V_{I/O} = 0 \text{ V},$ | | 4 | All | | 11 | pF |
| | | f = 1.0 MHz, T _A = +25°C | | | | | | |
| | | See 4.3.1c | | | | | | |
| Functional tests | | See 4.3.1d | 7, 8/ | A, 8B | All | | | |
| Read cycle time | t _{RC} | See figures 5 and 6. <u>2</u> / | 9, 1 | 0, 11 | 01,02, | 90 | | ns |
| | | | | | 07,08 | | | |
| | | | | | 03,04, | 70 | | |
| | | | | | 09,10 | | | |
| | | | | | 05,06, | 55 | | |
| | | | | | 11,12 | | | |
| Address access time | t _{AA} | See figures 5 and 6. 2/ | 9.1 | 0, 11 | 01,02, | | 90 | ns |
| | -44 | <u> </u> | 0, 1 | •, • • | 07,08 | | | |
| | | | | | 03,04, | | 70 | |
| | | | | | 09,10 | | 10 | |
| | | | | | 05,06, | | 55 | |
| | | | | | 11,12 | | 55 | |
| Output hold from | 4 | See figures E and G 2/ | 0.1 | 0 11 | | 0 | | |
| Output hold from address change | t _{OH} | See figures 5 and 6. <u>2</u> / | 9, 1 | 0, 11 | All | 0 | | ns |
| Chip enable access | t _{ACE} | See figures 5 and 6. <u>2</u> / | 9, 1 | 0, 11 | 01,02, | | 90 | ns |
| time | | | | | 07,08 | | | |
| | | | | | 03,04, | | 70 | |
| | | | | | 09,10 | | | |
| | | | | | 05,06, | | 55 | |
| | | | | | 11,12 | | | |
| Output enable access | t _{AOE} | See figures 5 and 6. <u>2</u> / | 9, 1 | 0, 11 | 01-04, | | 40 | ns |
| time | NOL | | | , | 07-10 | | | |
| | | | | | 05,06, | | 35 | |
| | | | | | 11,12 | | | |
| Output low Z time | t _{LZ} | See figures 5 and 6. <u>3</u> / | 4/ 9.1 | 0, 11 | All | 5.0 | | ns |
| Output high Z time | t _{HZ} | See figures 5 and 6. $\underline{3}$ / | | 0, 11 | 01-04, | | 25 | ns |
| | ۳n∠ | <u></u> | | -, | 07-10 | | | |
| | | | | | 05,06, | | 20 | |
| | | | | | 11,12 | | 20 | |
| See footnotes at end of | table. | | | | | | | I |
| MICROC | | DRAWING | SIZE A | | | | 5962· | 88610 |
| | | ER COLUMBUS 13218-3990 | | REVIS | SION LEVEL F | | SHEET | 6 |

| Test | Symbol | Condition -55°C \leq T_C \leq + V_{CC} = 4.5 V to | 125°C | Group A subgroups | Device types | Limits | | Unit |
|------------------------------------|-----------------|---|-----------------------|----------------------|-----------------|--------|----------|------|
| | _ | unless otherwise | specified | | -21 | Min | Max | |
| Chip enable to power-up time | t _{PU} | See figures 5 and 6. | <u>2</u> / <u>3</u> / | 9, 10, 11 | All | 0 | | ns |
| Chip disable to power-down time | t _{PD} | See figures 5 and 6. | <u>2</u> / <u>3</u> / | 9, 10, 11 | All | | 50 | ns |
| Write cycle time <u>5</u> / | t _{wc} | See figures 5 and 7. | <u>2</u> / | 9, 10, 11 | 01,02, | 90 | | ns |
| | | | | | 07,08 | | | |
| | | | | | 03,04, | 70 | | |
| | | | | | 09,10 | ļ | | |
| | | | | | 05,06, | 55 | | |
| | | | | | 11,12 | ļ | | |
| Chip enable to end of | t _{EW} | See figures 5 and 7. | <u>2</u> / | 9, 10, 11 | 01-04, | 50 | | ns |
| write | | | | | 07-10 | | | - |
| | | | | | 05,06, | 40 | | |
| | | ļ | | | 11,12 | · | | |
| Address valid to end | t _{AW} | See figures 5 and 7. | <u>2</u> / | 9, 10, 11 | 01-04, | 50 | | ns |
| of write | | | | | 07-10 | | _ | |
| | | | | | 05,06, | 40 | | ns |
| | _ | | | | 11,12 | | _ | |
| Address setup time | t _{AS} | See figures 5 and 7. | <u>2</u> / | 9, 10, 11 | All | 0 | <u> </u> | ns |
| Write pulse width | t _{WP} | See figures 5 and 7. | <u>2</u> / | 9, 10, 11 | 01-02, | 50 | | ns |
| <u>6</u> / | | | | | 07-10 | | | |
| | | | | | 05,06, | 40 | | |
| | <u> </u> | | | | 11,12 | | <u> </u> | |
| Write recovery time | t _{WR} | See figures 5 and 7. | <u>2</u> / | 9, 10, 11 | All | 0 | | ns |
| Data valid to end of | t _{DW} | See figures 5 and 7. | <u>2</u> / | 9, 10, 11 | 01,02, | 30 | | ns |
| write | | | | | 07,08 | | | 4 |
| | | | | | 03,04, | 25 | | |
| | | | | | 09-12 | | | - |
| | | ļ | | | 05,06 | 20 | | |
| Output high Z time | t _{HZ} | See figures 5 and 7. | <u>3/ 4/</u> | 9, 10, 11 | 01-04, | I | 25 | ns |
| | | | | | 07-10 | | | |
| | | | | | 05,06, | I | 20 | |
| | | <u> </u> | | | 11,12 | | | |
| See footnotes at end of | table. | | | | | | | |

MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

| A | | 5962-88610 |
|---|---------------------|------------|
| | REVISION LEVEL F | SHEET 7 |

| Test | Symbol | $\begin{array}{l} Conditions \\ -55^\circ C \leq T_C \leq +125^\circ C \\ V_{CC} = 4.5 \ V \ to \ 5.5 \ V \end{array}$ | Group A subgroups | Device types | Lir | nits | Unit |
|---------------------------|------------------|--|----------------------|-----------------|-----|------|------|
| | | unless otherwise specified | | - | Min | Max | |
| Data hold time <u>7</u> / | t _{DH} | See figures 5 and 7. <u>2</u> / | 9, 10, 11 | All | 5 | | ns |
| Write enable to output | t _{wz} | See figures 5 and 7. <u>3</u> / <u>4</u> / | 9, 10, 11 | 01-04, | | 25 | ns |
| in high Z | | | | 07-10 | | | |
| | | | | 05,06, | | 20 | |
| | | | | 11,12 | | | |
| Output active from end | t _{ow} | See figures 5 and 7. <u>3</u> / <u>4</u> / | 9, 10, 11 | 01-04 | 0 | | ns |
| of write <u>7</u> / | | | | 05-12 | 5 | | |
| Write to BUSY 8/ | t _{WB} | See figures 5 and 8. <u>2</u> / | 9, 10, 11 | 02,04, | 0 | | ns |
| | | | | 06,08, | | | |
| | | | | 10,12 | | | |
| Write hold after BUSY | t _{WH} | See figures 5 and 8. <u>2</u> / | 9, 10, 11 | 02,04, | 30 | | ns |
| <u>9</u> / | | | | 06,08, | | | |
| | | | | 10,12 | | | |
| BUSY access time to | t _{BAA} | See figures 5 and 8. <u>2</u> / | 9, 10, 11 | 01,03, | | 45 | ns |
| address | | | | 07,09 | | | |
| | | | | 05,11 | | 40 | |
| BUSY disable time to | t _{BDA} | See figures 5 and 8. <u>2</u> / | 9, 10, 11 | 01,03,05, | | 45 | ns |
| address | | | | 07,09 | | | |
| | | | | 11 | | 40 | |
| BUSY access time to | t _{BAC} | See figures 5 and 8. <u>2</u> / | 9, 10, 11 | 01,03,05, | | 35 | ns |
| chip enable | | | | 07,09,11 | | | |
| BUSY disable time to | t _{BDC} | See figures 5 and 8. <u>2</u> / | 9, 10, 11 | 01,03,05, | | 30 | ns |
| chip enable | | | | 07,09,11 | | | |
| Write pulse to data | t _{WDD} | See figures 5 and 8. <u>2</u> / | 9, 10, 11 | 01-04, | | 90 | ns |
| delay <u>10</u> / | | | | 07-10 | | | |
| | | | | 05,06, | | 80 | |
| | | | | 11,12 | | | |

SIZE

See footnotes at end of table

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

| A | | 5962-88610 |
|---|---------------------|------------|
| | REVISION LEVEL F | SHEET 8 |

| TABLE I. <u>Electrical performance characteristics</u> - continued. |
|---|
|---|

| <u>.</u> | | | | | | | | |
|-----------------------------|------------------|--|-------------|----------------------|-----------------|--------|-------------|------|
| Test | Symbol | $\begin{array}{l} Conditions \\ -55^\circ C \leq T_C \leq +125^\circ C \\ V_{CC} = 4.5 \ V \ to \ 5.5 \ V \end{array}$ | | Group A subgroups | Device types | Limits | | Unit |
| | | unless otherwise | e specified | | ,, | Min | Max | |
| Write data valid to | t _{DDD} | See figures 5 and 8. | <u>2</u> / | 9, 10, 11 | 01,02, | | 90 | ns |
| read data delay <u>10</u> / | | | | | 07,08 | | | |
| | | | | | 03,04, | | 70 | |
| | | | | | 09,10 | | | |
| | | | | | 05,06, | | 55 | |
| | | | | | 11,12 | | | |
| BUSY disable to | t _{BDD} | See figures 5 and 8. | <u>2</u> / | 9, 10, 11 | All | | <u>11</u> / | ns |
| valid data | | | | | | | | |
| Arbitration priority | t _{APS} | See figures 5 and 8. | <u>2</u> / | 9, 10, 11 | 01,03,05, | 5 | | ns |
| setup time | | | | | 07,09,11 | | | |

<u>1</u>/ At f = f_{MAX} address and data inputs are cycling at the maximum frequency of read cycles of $1/t_{RC}$. f = 0 means no address or control lines change.

2/ Test conditions assume signal transition times of 5.0 ns or less. Timing is referenced at input and output levels of 1.5 V and input pulse levels of 0.0 V to 3.0 V. Output loading is equivalent to the specified I_{OL}/I_{OH} with a load capacitance of 30 pF (see figure 5).

3/ May not be tested, but shall be guaranteed to the limits specified in table I.

4/ Test conditions assume signal transition times of 5.0 ns or less. Transition is measured at steady-state high level of -500 mV or steady-state low level of +500 mV on the output from 1.5 V level on the input with a load capacitance of 5.0 pF (see figure 5).

<u>5</u>/ For master/slave combination, $t_{WC} = t_{BAA} + t_{WR} + t_{WP}$.

6/ Specified for OE at high.


 \overline{Z} / The specification for t_{DH} must be met by the device supplying write data to the RAM under all conditions. Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will be smaller than the actual t_{OW}.

8/ To ensure that the write cycle is inhibited during contention. Applicable to slave devices only (device types 02, 04, 06, 08, 10 and 12).

9/ To ensure that a write cycle is completed after contention. Applicable to slave devices only (device types 02, 04, 06, 08, 10, and 12).

- <u>10</u>/ Port to port delay through RAM cells from writing port to reading port.
- 11/ t_{BDD} is a calculated parameter and is the greater of 0, t_{WDD} t_{WP} (actual), or t_{DDD} t_{DW} (actual).

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-88610 |
|----------------------------------|-----------|----------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS | | REVISION LEVEL | SHEET |
| COLUMBUS, OHIO 43218-3990 | | F | 9 |




| Symbol | Inch | es | Millim | eters | Symbol | Inch | es | Millim | eters |
|--------|-------|-------|--------|-------|--------|----------|------|----------|-------|
| Symbol | Min | Max | Min | Max | Symbol | Min | Max | Min | Max |
| A | .080 | .120 | 2.03 | 3.05 | D2/E2 | .800 E | BSC | 20.32 | BSC |
| A1 | .070 | .090 | 1.78 | 2.29 | е | .050 BSC | | 1.27 BSC | |
| В | .014 | .021 | 0.36 | 0.53 | L | .350 | .450 | 8.89 | 11.43 |
| С | .008 | .012 | 0.20 | 0.30 | N | | 6 | 8 | |
| D/E | 1.640 | 1.870 | 41.66 | 47.50 | ND | | 1 | 7 | |
| D1/E1 | .926 | .970 | 23.52 | 24.64 | | | | | |

NOTES:

- All dimensions are in inches. Metric equivalents are given for general information only. BSC Basic lead spacing between centers. Symbol "N" represents number of leads.
- 1. 2. 3. 4.

FIGURE 1. Case outlines.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-88610 |
|----------------------------------|-----------|----------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS | | REVISION LEVEL | SHEET |
| COLUMBUS, OHIO 43218-3990 | | F | 10 |



| Device types | All | All | Device types | All | All |
|--------------------|----------------------------|----------------------------|--------------------|-------------------------|-------------------------|
| Case outlines | U, X, and Y | Z | Case outlines | U, X, and Y | Z |
| Terminal number | | symbol <u>1</u> / | Terminal number | Terminal sy | /mbol <u>1</u> / |
| 1 | I/O _{0L} | I/O _{9L} | 35 | GND <u>2</u> / | A _{5R} |
| 2 | I/O _{1L} | I/O _{10L} | 36 | R/\overline{W}_{RUB} | A _{4R} |
| 3 | I/O _{2L} | I/O _{11L} | 37 | R/\overline{W}_{RLB} | A _{3R} |
| 4 | I/O _{3L} | I/O _{12L} | 38 | OE R | A _{2R} |
| 5 | I/O _{4L} | I/O _{13L} | 39 | A _{10R} | A _{1R} |
| 6 | I/O _{5L} | I/O _{14L} | 40 | A _{9R} | A _{0R} |
| 7 | I/O _{6L} | I/O _{15L} | 41 | A _{8R} | BUSY R |
| 8 | I/O _{7L} | V _{CC} <u>2</u> / | 42 | A _{7R} | CE R |
| 9 | I/O _{8L} | GND <u>2</u> / | 43 | A _{6R} | |
| 10 | I/O _{9L} | I/O _{0R} | 44 | A _{5R} | BUSY |
| 11 | I/O _{10L} | I/O _{1R} | 45 | A _{4R} | A _{0L} |
| 12 | I/O _{11L} | I/O _{2R} | 46 | A _{3R} | A _{1L} |
| 13 | I/O _{12L} | I/O _{3R} | 47 | A _{2R} | A _{2L} |
| 14 | I/O _{13L} | I/O _{4R} | 48 | A _{1R} | A _{3L} |
| 15 | I/O _{14L} | I/O _{5R} | 49 | A _{0R} | A _{4L} |
| 16 | I/O _{15L} | I/O _{6R} | 50 | BUSY R | A _{5L} |
| 17 | V _{CC} <u>2</u> / | I/O _{7R} | 51 | | A _{6L} |
| 18 | GND <u>2</u> / | I/O _{8R} | 52 | | A _{7L} |
| 19 | I/O _{0R} | I/O _{9R} | 53 | BUSY | A _{8L} |
| 20 | I/O _{1R} | I/O _{10R} | 54 | A _{0L} | A _{9L} |
| 21 | I/O _{2R} | I/O _{11R} | 55 | A _{1L} | A _{10L} |
| 22 | I/O _{3R} | I/O _{12R} | 56 | A _{2L} | |
| 23 | I/O _{4R} | I/O _{13R} | 57 | A _{3L} | R/\overline{W}_{LLB} |
| 24 | I/O _{5R} | I/O _{14R} | 58 | A _{4L} | R/W_{LUB} |
| 25 | I/O _{6R} | I/O _{15R} | 59 | A _{5L} | $V_{CC} \underline{2}/$ |
| 26 | I/O _{7R} | GND <u>2</u> / | 60 | A _{6L} | I/O _{0L} |
| 27 | I/O _{8R} | R/\overline{W}_{RUB} | 61 | A _{7L} | I/O _{1L} |
| 28 | I/O _{9R} | R/W _{RLB} | 62 | A _{8L} | I/O _{2L} |
| 29 | I/O _{10R} | | 63 | A _{9L} | I/O _{3L} |
| 30 | I/O _{11R} | A _{10R} | 64 | A _{10L} | I/O _{4L} |
| 31 | I/O _{11R} | A _{9R} | 65 | | I/O _{5L} |
| 32 | I/O _{13R} | A _{8R} | 66 | | I/O _{6L} |
| 33 | I/O _{14R} | A _{7R} | 67 | R/W_{LUB} | I/O _{7L} |
| 34 | I/O _{15R} | A _{6R} | 68 | $V_{CC} \underline{2}/$ | I/O _{8L} |

An "L" suffix on a terminal indicates it applies to the "left port", and an "R" suffix indicates it applies to the "right port". Both V_{CC} pins and both GND pins must be connected to the supply in order to assure reliable operation. <u>1</u>/

<u>2</u>/

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

F

5962-88610

Noncontention read/write control for all device types 1/

| | | Le | eft or right | t port <u>2</u> / | | E we still a |
|-----------------------|-----------------------|----|--------------|---------------------|---------------------|---|
| R/\overline{W}_{LB} | R/\overline{W}_{UB} | CE | ŌĒ | I/O ₀₋₇ | I/O ₈₋₁₅ | Function |
| х | х | н | x | Z | Z | Port disabled and in power down mode, $$I_{SB2}$ or $I_{SB4}$$ |
| х | x | н | x | Z | Z | $\overline{CE}_{R} = \overline{CE}_{L} = H$, power down mode, I_{SB1} or I_{SB3} |
| L | L | L | х | DATA _{IN} | DATA _{IN} | Data on lower byte and upper byte written into memory. <u>3</u> / |
| L | н | L | L | DATA _{IN} | DATA _{OUT} | Data on lower byte written into memory. <u>3</u> / Data in memory output on upper byte. <u>4</u> / |
| н | L | L | L | DATA _{OUT} | DATA _{IN} | Data in memory output on lower byte. $\frac{4}{2}$ Data on upper byte written into memory. $\frac{3}{2}$ |
| L | Н | L | Н | DATA _{IN} | Z | Data on lower byte written in memory. <u>3/</u> |
| н | L | L | н | Z | DATA _{IN} | Data on upper byte written into memory. <u>3</u> / |
| н | н | L | L | DATA _{OUT} | DATA _{OUT} | Data in memory output on lower byte and upper byte. <u>4</u> / |
| н | н | L | н | Z | Z | High impedance outputs. |
| | | | | 1 | | • |

- <u>2</u>/ $A_{0L} A_{10L} \neq A_{0R} A_{10R}$
- $\underline{3}$ / If $\overline{\text{BUSY}}$ = L, data is not written.
- $\underline{4}$ / If $\overline{\text{BUSY}}$ = L, data may not be valid, see t_{WDD} and t_{DDD} timing.

FIGURE 3. Truth tables.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-88610 |
|---|-----------|---------------------|-------------|
| DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 | | REVISION LEVEL F | SHEET 13 |


| Arbitration <u>1</u> / | | | | | | | | |
|------------------------|--|----------------|---------------------------------------|--------------|--------|-------------------------|--|--|
| Lef | ft Port | Right | Port | Flag | gs | | | |
| | $A_{0L} - A_{10L}$ | CE R | $A_{0R} - A_{10R}$ | BUSY L | BUSY R | Function | | |
| Н | Х | Н | Х | Н | Н | No contention | | |
| L | Any | Н | Х | Н | Н | No contention | | |
| Н | Х | L | Any | Н | н | No contention | | |
| L | $\neq A_{0R}-A_{10R}$ | L | ≠ A _{0L} -A _{10L} | Н | Н | No contention | | |
| | Address arbitration with CE low before address match | | | | | | | |
| L | LV5R | L | LV5R | Н | L | L-Port wins | | |
| L | RV5L | L | RV5L | L | н | R-Port wins | | |
| L | Same | L | Same | Н | L | Arbitration resolved | | |
| L | Same | L | Same | L | Н | Arbitration resolved | | |
| | | CE arbitration | n with address matc | ch before CE | | | | |
| LL5R | $= A_{0R} - A_{10R}$ | LL5R | = A _{0L} - A _{10 L} | Н | L | L-Port wins | | |
| RL5L | $= A_{0R} - A_{10R}$ | RL5L | = A _{0L} - A _{10 L} | L | Н | R-Port wins | | |
| LW5R | $= A_{0R} - A_{10R}$ | LW5R | = A _{0L} - A _{10 L} | Н | L | Arbitration resolved | | |
| LW5R | $= A_{0R} - A_{10R}$ | LW5R | = A _{0L} - A _{10 L} | L | н | Arbitration resolved | | |
| | | | LI | ·I | | | | |


 $\begin{array}{ll} 1' & X = Don't \mbox{ care,} \\ L = Low, \\ H = High, \\ LV5R = Left \mbox{ address valid } \ge 5 \mbox{ ns before right address,} \\ RV5L = Right \mbox{ address valid } \ge 5 \mbox{ ns before left address,} \\ Same = Left \mbox{ address match within 5 ns of each other,} \\ LL5R = Left \\ \overline{CE} = Low \ge 5 \mbox{ ns before right } \overline{CE} \mbox{ ,} \\ RL5L = Right \ \overline{CE} \ = Low > 5 \mbox{ ns before left } \overline{CE} \mbox{ ,} \\ \end{array}$


LW5R = Left and right \overline{CE} = Low within 5 ns of each other.


FIGURE 3. Truth tables - Continued.


| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-88610 |
|----------------------------------|-----------|----------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS | | REVISION LEVEL | SHEET |
| COLUMBUS, OHIO 43218-3990 | | F | 14 |




















TABLE II. Electrical test requirements.

| MIL-STD-883 test requirements | Subgroups (in accordance with MIL-STD-883, method 5005, table I) |
|--|---|
| Interim electrical parameters (method 5004) | |
| Final electrical test parameters (method 5004) | 1*, 2, 3, 7*, 8A, 8B, 9, 10, 11 |
| Group A test requirements (method 5005) | 1, 2, 3, 4**,7, 8A, 8B, 9, 10, 11 |
| Groups C and D end-point electrical parameters (method 5005) | 2, 3, 7, 8A, 8B |

- * PDA applies to subgroup 1 and 7.
- * See 4.3.1c.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

- 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for the initial test and after process or design changes which may affect input or output capacitance. Sample size is fifteen devices with no failures, and all input and output terminals tested.
 - d. Subgroups 7 and 8 shall include verification of the truth table.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

| STANDARD MICROCIRCUIT DRAWING | SIZE A | | 5962-88610 |
|----------------------------------|-----------|----------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS | | REVISION LEVEL | SHEET |
| COLUMBUS, OHIO 43218-3990 | | F | 23 |

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

| STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 | SIZE A | | 5962-88610 |
|---|------------------|---------------------|--------------------|
| | | REVISION LEVEL F | SHEET 24 |

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-07-11

Approved sources of supply for SMD 5962-88610 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

| 5962-8861001XA 3/ IDT713 5962-8861001YA 3/ IDT713 | Vendor similar PIN <u>2</u> / 33S90FB 33S90XCB 33S90L68B 33S90GB |
|---|--|
| PIN 1/ number 5962-8861001UA 3/ IDT713 5962-8861001XA 3/ IDT713 5962-8861001YA 3/ IDT713 | PIN <u>2</u> / 33S90FB 33S90XCB 33S90L68B |
| 5962-8861001UA 3/ IDT713 5962-8861001XA 3/ IDT713 5962-8861001XA 3/ IDT713 5962-8861001YA 3/ IDT713 | 33S90FB 33S90XCB 33S90L68B |
| 5962-8861001XA 3/ IDT713 5962-8861001YA 3/ IDT713 | 33S90XCB 33S90L68B |
| 5962-8861001YA <u>3</u> / IDT713 | 33S90L68B |
| | |
| | 33S90GB |
| <u>5962-8861001ZA <u>3</u>/ IDT713</u> | |
| 5962-8861002UA <u>3</u> / IDT714 | 43S90FB |
| 5962-8861002XA <u>3</u> / IDT714 | 43S90XCB |
| 5962-8861002YA <u>3</u> / IDT714 | 43S90L68B |
| 5962-8861002ZA <u>3</u> / IDT714 | 43S90GB |
| 5962-8861003UA <u>3</u> / IDT713 | 33SA70FB |
| 5962-8861003XA <u>3</u> / IDT713 | 33SA70XCB |
| 5962-8861003YA <u>3</u> / IDT713 | 33SAL68B |
| 5962-8861003ZA <u>3</u> / IDT713 | 33SA70GB |
| 5962-8861004UA <u>3</u> / IDT714 | 43S70FB |
| 5962-8861004XA <u>3</u> / IDT714 | 43S70XCB |
| 5962-8861004YA <u>3</u> / IDT714 | 43S70L68B |
| 5962-8861004ZA <u>3</u> / IDT714 | 43S70GB |
| 5962-8861005UA <u>3</u> / IDT713 | 33SA55FB |
| 5962-8861005XA <u>3</u> / IDT713 | 33SA55XCB |
| 5962-8861005YA <u>3</u> / IDT713 | 33SA55L68B |
| 5962-8861005ZA <u>3</u> / IDT713 | 33SA55GB |
| 5962-8861006UA <u>3</u> / IDT714 | 43S55FB |
| 5962-8861006XA <u>3</u> / IDT714 | 43S55XCB |
| 5962-8861006YA <u>3</u> / IDT714 | 43S55L68B |
| 5962-8861006ZA <u>3</u> / IDT714 | 43S55GB |
| 5962-8861007UA 61772 IDT713 | 33SA90FB |
| 5962-8861007ZA 61772 IDT713 | 33SA90GB |
| 5962-8861008UA 61772 IDT714 | 43SA90FB |
| 5962-8861008ZA 61772 IDT714 | 43SA90GB |
| 5962-8861009UA 61772 IDT713 | 33SA70FB |
| 5962-8861009ZA 61772 IDT713 | 33SA70GB |
| 5962-88610010UA 61772 IDT714 | 43SA70FB |
| 5962-88610010ZA 61772 IDT714 | 43SA70GB |
| 5962-88610011UA 61772 IDT713 | 33SA55FB |
| 5962-88610011ZA 61772 IDT713 | 33SA55GB |
| 5962-88610012UA 61772 IDT714 | 43SA55FB |
| 5962-88610012ZA 61772 IDT714 | 43SA55GB |

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply.

Vendor CAGE <u>number</u> Vendor name and address

61772

Integrated Device Technology Inc. P.O. Box 210059 San Jose, CA 95151 - 0059

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.