

								F	REVISI	ONS										
LTR	DESCRIPTION								D	ATE (	R-MO-D	4)	APPROVED							
A	(t <sub>оsт</sub> ) 1.5 ar	and fo nd table	otnotes B. A	s 15 and	d 16 to valent	table I.	A. Upd	late rac	liation	v between outputs 12-10-23 Thomas H features in section figure 6. Delete					as Hess	3				
REV																				
SHEET																				
REV	A	A	A	A	A	A	A	A	A	A	A	A	A	A						
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28						
REV STATUS	10	10		REV	10	20	A	A	A	A	A	A	A	A	A	A	A	A	A	A
OF SHEETS				SHEE	ΞT		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREP	ARED	BY hanh V	. Nguye	en		DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990										
STAN MICRO				CHEC	KED E C	3Y Charles	F. Saff	le									me.d			
DRA				APPR	OVED T	BY homas	M. Hes	ss				RCUI ED CN								
THIS DRAWIN FOR USE BY AI AND AGEN DEPARTMEN	L DEP	PARTM	ENTS	DRAV	VING A	APPRO 07-0	VAL D/ 3-23	ATE		MUL	TI-PL	JRPO TATE	SE R	EGIS	TERE	D TR	ANSC	EIVE	RWI	
DEFARIMEN		JELEN	JE	REVIS	SION L	EVEL					ZE <b>A</b>		GE CC			59	962-	062	34	
AM	SC N/A						4				-		0		T 1 0	OF 28				

# 1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.





1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACS164646S	Radiation hardened, Schmitt 16-bit bidirectional multi-purpose registered transceiver with three-state outputs

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	Device requirements documentation
Q or V	Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Х	See figure 1	56	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 2

# 1.3 Absolute maximum ratings. 1/ 2/ 3/

	Supply voltage range (V <sub>DDA</sub> )	0.3 V dc to +6.0 V dc	
	Supply voltage range (V <sub>DDB</sub> )	0.3 V dc to +6.0 V dc	
	DC input/output voltage range, port A (VI/OA)	-0.3 V dc to V <sub>DDA</sub> + 0.3 V dc	4/
	DC input/output voltage range, port B (VI/OB)	0.3 V dc to V <sub>DDB</sub> + 0.3 V dc	4/
	DC input current, any one input (I <sub>IN</sub> )		_
	Storage temperature range (T <sub>STG</sub> )		
	Lead temperature (soldering, 10 seconds)		
	Thermal resistance, junction-to-case $(\theta_{JC})$		
	Junction temperature (T <sub>J</sub> )		
	Maximum power dissipation $(P_D)$	. 250 mW	
1 /	Recommended operating conditions. 2/ 3/		
1.4			
	Supply voltage range (V <sub>DDA</sub> )	+3.0 V dc to +3.6 V dc	
		or +4.5 V dc to +5.5 V dc 5	/
	Supply voltage range (V <sub>DDB</sub> )		:
		or +4.5 V dc to +5.5 V dc 5	/
	Input voltage range, port A (V <sub>INA</sub> )		<u>'</u>
	Input voltage range, port A ( $V_{INA}$ )		
	Case operating temperature range (T <sub>c</sub> )	55°C t0 +125°C	
1.5	Radiation features.		
-			
	Maximum total dose available (Dose rate = 50 - 300 rads (Si)/s)	100 Krad(Si)	
	Single event phenomenon (SEP):		
	No SEL occurs at effective LET (see 4.4.4.3)	≤ 110 MeV/(mg/cm <sup>2</sup> ) 6/	
	No SEU occurs at effective LET (see 4.4.4.3)		

 $\underline{2}/$  Unless otherwise specified, all voltages are referenced to  $V_{\text{SS}}.$ 

- 5/ During normal operation,  $V_{DDB} \ge V_{DDA}$ .
- 6/ Limits are guaranteed by design or process but not production tested unless specified by the customer through the purchase order or contract.

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 3

<sup>1/</sup> Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

<sup>3/</sup> The limits for the parameters specified herein shall apply over the full specified V<sub>DD</sub> range and case temperature range of -55°C to +125°C unless otherwise specified.

 $<sup>\</sup>frac{4}{2}$  For cold spare mode (V<sub>DDx</sub> = V<sub>SS</sub> ±0.3 V), V<sub>I/Ox</sub> may be -0.3 V to the maximum recommended operating V<sub>DDx</sub> + 0.3 V.

# 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>https://assist.dla.mil/quicksearch/</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation or contract.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.

(Applications for copies of ASTM publications are available online at <u>http://www.astm.org</u> or from ASTM International, 100 Barr Harbor Drive, P.O. Box C700, west Conshohocken, PA 19428-2959)

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD20 Standard for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS devices.

JESD78 IC Latch-Up Test.

(Copies of these documents are available online at <u>http://www.jedec.org</u> or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240–S, Arlington, VA 22201-2107.)

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 4

### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.

3.2.1 <u>Case outline</u>. The case outline shall be in accordance with 1.2.4 and figure 1 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 Truth table. The truth table shall be as specified on figure 3.

3.2.4 <u>Power table</u>. The power table shall be as specified on figure 4.

3.2.5 Logic diagram. The logic diagram shall be as specified on figure 5.

3.2.6 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 6.

3.2.7 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing and acquiring activity upon request.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and post irradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 5

TABLE IA. Electrical performance characteristics.								
Test	Symbol	$ \begin{array}{ c c c c c } \hline Test \ conditions \ \underline{1}/\ \underline{2}/ \\ -55^\circ C \leq T_C \leq +125^\circ C \ for \ device \ 01 \\ +3.0 \ V \leq V_{DDx} \leq +3.6 \ V \\ or \ +4.5 \ V \leq V_{DDx} \leq +5.5 \ V \\ unless \ otherwise \ specified \end{array} $		Device type	Group A subgroups	Limits <u>3</u> /		Unit
						Min	Max	
Schmitt trigger, positive	V <sub>T+</sub>	$V_{DDx} = 3.0 \text{ V}$ and	15.5 V	All	1, 2, 3		$0.7V_{DDx}$	V
going threshold			M, D, P, L, R <u>4</u> /		1		$0.7V_{DDx}$	
Schmitt trigger, negative	V <sub>T</sub> .	$V_{DDx} = 3.0 V and$	15.5 V	All	1, 2, 3	$0.3V_{\text{DDx}}$		V
going threshold			M, D, P, L, R <u>4</u> /		1	$0.3V_{\text{DDx}}$		
Schmitt trigger, range	V <sub>H1</sub>	$V_{DDx} = 4.5 V and$	15.5 V	All	1, 2, 3	0.7		V
of hysteresis			M, D, P, L, R <u>4</u> /		1	0.7		
	$V_{H2}$	$V_{DDx} = 3.0 V and$	1 3.6 V		1, 2, 3	0.5		
			M, D, P, L, R <u>4</u> /		1	0.5		
Low level output voltage	V <sub>OL1</sub>	$V_{DDx} = 4.5 V, I_{OL}$	= 8 mA	All	1, 2, 3		0.4	V
			M, D, P, L, R <u>4</u> /		1		0.4	
		$V_{DDx} = 4.5 V, I_{OL}$	= 100 μA		1, 2, 3		0.2	
			M, D, P, L, R <u>4</u> /		1		0.2	
	V <sub>OL2</sub>	$V_{DDx} = 4.5 \text{ V}, I_{OL} = 12 \text{ mA}$			1, 3		0.4	
					2		0.55	
			M, D, P, L, R <u>4</u> /	-	1		0.4	-
	V <sub>OL3</sub>	$V_{DDx} = 3.0 \text{ V}, \text{ I}_{OL}$	= 8 mA		1, 2, 3		0.5	
			M, D, P, L, R <u>4</u> /		1		0.5	
		$V_{DDx}$ = 3.0 V, $I_{OL}$	= 100 μA		1, 2, 3		0.2	
			M, D, P, L, R <u>4</u> /		1		0.2	
	V <sub>OL4</sub>	$V_{DDx} = 3.0 \text{ V}, I_{OL}$	= 12 mA		1, 3		0.5	
					2		0.6	
			M, D, P, L, R <u>4</u> /		1		0.5	

See footnotes at end of table.

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 6

	TAB	LE IA. Electrical	performance charac	teristics ·	· Continued.			
Test	Symbol	$\begin{array}{c c} \mbox{Test conditions} & \underline{1} / & \underline{2} / \\ -55^\circ C \leq T_C \leq +125^\circ C \mbox{ for device } 01 \\ +3.0 \ V \leq V_{DDx} \leq +3.6 \ V \end{array}$		Device type	Group A subgroups	Limit	Unit	
		or +4.5 V ≤	$V_{DDx} \le +3.6 V$ $\leq V_{DDx} \le +5.5 V$ rwise specified			Min	Max	
High level output voltage	V <sub>OH1</sub>	$V_{DDx} = 4.5 \text{ V}, \text{ I}_{OH}$	= -8 mA	All	1, 2, 3	V <sub>DDx</sub> - 0.5		V
			M, D, P, L, R <u>4</u> /		1	V <sub>DDx</sub> - 0.5		
		$V_{DDx} = 4.5 \text{ V}, \text{ I}_{OH}$	= -100 μA		1, 2, 3	V <sub>DDx</sub> - 0.2		
			M, D, P, L, R <u>4</u> /		1	V <sub>DDx</sub> - 0.2		]
	V <sub>OH2</sub>	$V_{DDx} = 4.5 \text{ V}, \text{ I}_{OH}$	V <sub>DDx</sub> = 4.5 V, I <sub>OH</sub> = -12 mA		1, 3	V <sub>DDx</sub> - 0.6		]
					2	V <sub>DDx</sub> - 0.7		]
			M, D, P, L, R <u>4</u> /		1	V <sub>DDx</sub> - 0.6		1
	V <sub>OH3</sub>	$V_{DDx} = 3.0 \text{ V}, \text{ I}_{OH}$	= -8 mA		1, 2, 3	V <sub>DDx</sub> - 0.6		]
			M, D, P, L, R <u>4</u> /		1	V <sub>DDx</sub> - 0.6		]
		V <sub>DDx</sub> = 3.0 V, I <sub>OH</sub>	= -100 μA		1, 2, 3	V <sub>DDx</sub> - 0.2		]
			M, D, P, L, R <u>4</u> /		1	V <sub>DDx</sub> - 0.2		1
	V <sub>OH4</sub>	V <sub>DDx</sub> = 3.0 V, I <sub>OH</sub>	= -12 mA		1, 3	V <sub>DDx</sub> - 0.8		
					2	V <sub>DDx</sub> - 0.95		]
			M, D, P, L, R <u>4</u> /		1	V <sub>DDx</sub> - 0.8		1
Input leakage current	l <sub>iN</sub>	$V_{DDx} = 3.6 V$ and $V_{IN} = V_{DDx}$ or $V_{SS}$		All	1, 2, 3	-1.0	1.0	μA
			M, D, P, L, R <u>4</u> /		1	-1.0	1.0	

See footnotes at end of table.

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 7

	TAE	BLE IA. <u>Electrical</u>	performar	nce charac	cteristics	- Continued.			
Test	Symbol	$\textbf{-55^{\circ}C} \leq T_C \leq \textbf{+1}$		levice 01	Device type	e Group A Limit subgroups		its <u>3</u> /	Unit
		+3.0 V ≤ V or +4.5 V ≤ unless othe		.5 V			Min	Max	
Three-state output leakage current	l <sub>oz</sub>	$V_{DDx} = 3.6 \text{ V}$ and $V_{IN} = V_{DDx}$ or $V_{SS}$			All	1, 2, 3	-1.0	1.0	μΑ
			M, D, P,	L, R <u>4</u> /		1	-1.0	1.0	
Cold sparing input leakage current (any pin) <u>5</u> /	I <sub>CS</sub>	$V_{DDA} = V_{DDB} = V_{S}$ $V_{IN} = 5.5 V$	SS		All	1, 2, 3	-5.0	7.0	μA
			M, D, P,	L, R <u>4</u> /		1	-5.0	7.0	
Warm sparing input leakage current (any pin) <u>5</u> /	I <sub>WSA</sub>	$V_{DDB} = 3.0 \text{ V}$ and $V_{DDA} = V_{SS}$ $V_{IN} = 5.5 \text{ V}$	15.5 V		All	1, 2, 3	-3.0	3.0	μΑ
			M, D, P,	L, R <u>4</u> /		1	-3.0	3.0	
	I <sub>WSB</sub>	$V_{DDA} = 3.0 \text{ V and}$ $V_{DDB} = V_{SS}$ $V_{IN} = 5.5 \text{ V}$	1 5.5 V		All	1, 2, 3	-3.0	3.0	μΑ
			M, D, P,	L, R <u>4</u> /		1	-3.0	3.0	
Short-circuit output current <u>6</u> / <u>7</u> /	I <sub>OS1</sub>	$V_{DDx} = 4.5 V and V_{O} = V_{DDx} or V_{SS}$			All	1, 2, 3	-200	200	mA
			M, D, P,	L, R <u>4</u> /		1	-200	200	
	I <sub>OS2</sub>	$V_{DDx} = 3.0 \text{ V}$ and $V_{O} = V_{DDx}$ or $V_{SS}$				1, 2, 3	-100	100	
			M, D, P,	L, R <u>4</u> /		1	-100	100	
Standby supply current, V <sub>DDA</sub> or V <sub>DDB</sub>	I <sub>DDQ</sub>	$V_{DDA} = V_{DDB} = 5.$ $V_{IN} = V_{DDx}$ or $V_{SS}$			All	1		10	μA
		$xOE = V_{DDA}$	[		-	2, 3		100	-
			M, D, P,			1		100	
Power dissipation per switching output <u>8</u> / <u>9</u> /	P <sub>total1</sub>	$V_{DDA} = V_{DDB} = 4.$ $C_L = 20 \text{ pF}$	5 V and 5.	5 V	All	4, 5, 6		2.0	mW/ MHz
			M, D, P,	L, R <u>4</u> /	-	4		2.0	
	P <sub>total2</sub>	$V_{DDA} = V_{DDB} = 3.$ $C_{L} = 20 \text{ pF}$	0 V and 3.	6 V	-	4, 5, 6		1.5	_
			M, D, P,	L, R <u>4</u> /		4		1.5	
See footnotes at end of ta	able.								
	TANDARI			SIZI A	E			5962-0	06234
	RCUIT DI ND AND MA IS, OHIO 43	RITIME				REVISION LI A	EVEL	SHEET 8	3

Test	Symbol		tions <u>1</u> / <u>2</u> / 25°C for device 0°	Device type	Group A subgroups	Lim	its <u>3</u> /	Unit
		+3.0 V ≤ V or +4.5 V ≤ V	$\begin{array}{l} \text{DDx} \leq +3.6 \text{ V} \\ \text{V}_{\text{DDx}} \leq +5.5 \text{ V} \\ \text{wise specified} \end{array}$	, ypc	-	Min	Мах	
Input capacitance	C <sub>IN</sub>	V <sub>DDx</sub> = 3.0 V and s f = 1 MHz See 4.4.1c	5.5 V	All	4		15	pF
Output capacitance	C <sub>OUT</sub>	V <sub>DDx</sub> = 3.0 V and 9 f = 1 MHz See 4.4.1c	5.5 V	All	4		15	pF
Functional test <u>10</u> /		$V_{IH} = 0.7V_{DDx}, V_{IL}$ See 4.4.1b	= 0.3V <sub>DDx</sub>	All	7, 8	L	н	
		Γ	M, D, P, L, R <u>4</u> /	1	7	L	н	
xCLKAB or xCLKBA frequency <u>11</u> /	f <sub>CLOCK</sub>	$\label{eq:V_DDA} \begin{array}{l} V_{DDA} = 3.0 \ V, \ V_{DD} \\ C_{L} = 40 \ pF, \ \text{See} \end{array}$		All	9, 10, 11	0	90	MHz
		Γ	M, D, P, L, R <u>4</u> /	1	9	0	90	
Clock period	tp		$V_{DDA} = 3.0 \text{ V}, V_{DDB} = 4.5 \text{ V}$ $C_L = 40 \text{ pF}, \text{ See figure 6}$		9, 10, 11	11.1		ns
		[ Γ	M, D, P, L, R <u>4</u>	1	9	11.1		
Setup time, xAn high before xCLKAB↑ or xBn	t <sub>s1</sub>	$V_{DDA} = 3.0 \text{ V}, V_{DD}$ $C_{L} = 40 \text{ pF}, \text{ See } 1$		All	9, 10, 11	3.0		ns
high before xCLKBA↑			M, D, P, L, R <u>4</u> /	1	9	3.0		
Setup time, xAn low before xCLKAB↑ or xBn low before xCLKBA↑	t <sub>s2</sub>	$V_{\text{DDA}} = 3.0 \text{ V}, \text{ V}_{\text{DD}}$ $C_{\text{L}} = 40 \text{ pF}, \text{ See } 1$		All	9, 10, 11	2.0		ns
			M, D, P, L, R <u>4</u>	'	9	2.0		
Hold time, xAn high or low after xCLKAB↑ or xBn high or low after	t <sub>h</sub>	$V_{\text{DDA}} = 3.0 \text{ V}, \text{ V}_{\text{DD}}$ $C_{\text{L}} = 40 \text{ pF}, \text{ See } 1$		All	9, 10, 11	1.5		ns
xCLKBA <sup>↑</sup>			M, D, P, L, R <u>4</u> /	'	9	1.5		
xCLKAB or xCLKBA pulse duration, high or low	t <sub>w</sub>	$V_{DDA} = 3.0 \text{ V}, V_{DD}$ $C_{L} = 40 \text{ pF}, \text{ See } 1$		All	9, 10, 11	5.0		ns
10w			M, D, P, L, R <u>4</u> /	(	9	5.0		
Input rise or fall time <u>8</u> /	t <sub>r</sub> , t <sub>f</sub>		$V_{DDA} = V_{DDB} = 3.0 \text{ V} \text{ and } 5.5 \text{ V}$ $C_L = 40 \text{ pF}, \text{ See figure 6}$		9, 10, 11		100.0	ms
			M, D, P, L, R <u>4</u> /	1	9		100.0	
See footnotes at end of ta	ble.							
				ZE			5962-0	06234
		D RAWING		4				

MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE<br/>A5962-06234REVISION LEVEL<br/>ASHEET<br/>9

	TAE	3LE IA. Electrical	performance chara	cteristics ·	- Continued.					
Test	Symbol	Test cond -55°C $\leq$ T <sub>C</sub> $\leq$ +1	ditions <u>1/ 2</u> / 25°C for device 01	Device type	Group A subgroups	Limi	its <u>3</u> /	Unit		
		or +4.5 V ≤	+3.0 V $\leq$ V <sub>DDx</sub> $\leq$ +3.6 V or +4.5 V $\leq$ V <sub>DDx</sub> $\leq$ +5.5 V unless otherwise specified			Min	Max			
Port A = 3.3 V, Port B = 5.0 V										
Propagation delay time, xAn to xBn or xBn to xAn <u>12</u> /	t <sub>PLH1</sub> , t <sub>PHL1</sub>	$V_{DDA} = 3.0 \text{ V}$ and $V_{DDB} = 4.5 \text{ V}$ and $C_L = 40 \text{ pF}$ , See	d 5.5 V	All	9, 10, 11	3.5	9.0	ns		
			M, D, P, L, R <u>4</u> /		9	3.5	9.0	1		
Propagation delay time, xCLKAB↑ to xBn or xCLKBA↑ to xAn <u>12</u> /	t <sub>PLH2</sub> , t <sub>PHL2</sub>	$V_{DDA} = 3.0 V$ and $V_{DDB} = 4.5 V$ and $C_L = 40 \text{ pF}$ , See	d 5.5 V	All	9, 10, 11	4.5	10.5	ns		
			M, D, P, L, R <u>4</u> /		9	4.5	10.5	]		
Propagation delay time, xSAB↑ to xBn or xSBA↑ to xAn <u>12</u> / <u>13</u> /	t <sub>PLH3</sub> , t <sub>PHL3</sub>	$V_{DDA} = 3.0 \text{ V}$ and $V_{DDB} = 4.5 \text{ V}$ and $C_L = 40 \text{ pF}$ , See	d 5.5 V	All	9, 10, 11	4.0	10.5	ns		
			M, D, P, L, R <u>4</u> /		9	4.0	10.5	1		
Propagation delay time, xSAB↓ to xBn or xSBA↓ to xAn (with xAn or	t <sub>PLH4</sub> , t <sub>PHL4</sub>	$\label{eq:V_DDA} \begin{array}{l} V_{DDA} = 3.0 \text{ V and} \\ V_{DDB} = 4.5 \text{ V and} \\ C_{L} = 40 \text{ pF}, \text{ See} \end{array}$	d 5.5 V	All	9, 10, 11	4.0	10.5	ns		
xBn high) <u>12</u> / <u>13</u> /			M, D, P, L, R <u>4</u> /		9	4.0	10.5	1		
Propagation delay time, output enable, xOE to xAn or xBn 12/	t <sub>PZH1</sub> , t <sub>PZL1</sub>	$\label{eq:V_DDA} \begin{array}{l} V_{DDA} = 3.0 \ V \ \text{and} \\ V_{DDB} = 4.5 \ V \ \text{and} \\ C_{L} = 40 \ pF, \ See \end{array}$	d 5.5 V	All	9, 10, 11	4.0	10.0	ns		
			M, D, P, L, R <u>4</u> /		9	4.0	10.0	1		
Propagation delay time, output disable, $\overline{\text{xOE}}$ to xAn or xBn <u>12</u> /	t <sub>PHZ1</sub> , t <sub>PLZ1</sub>	$V_{DDA} = 3.0 \text{ V}$ and $V_{DDB} = 4.5 \text{ V}$ and $C_L = 40 \text{ pF}$ , See	d 5.5 V	All	9, 10, 11	3.0	10.0	ns		
			M, D, P, L, R <u>4</u> /	1	9	3.0	10.0	1		
Propagation delay time, output enable, xDIR to xAn or xBn <u>14</u> /	t <sub>PZH2</sub> , t <sub>PZL2</sub>	$V_{DDA} = 3.0 \text{ V}$ and $V_{DDB} = 4.5 \text{ V}$ and $C_L = 40 \text{ pF}$ , See	d 5.5 V	All	9, 10, 11	3.0	12.0	ns		
			M, D, P, L, R <u>4</u> /		9	3.0	12.0	1		
See footnotes at end of tal	ble.									
			SIZ	F			5962-0			

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 10

	TAE	BLE IA. <u>Electrical</u>	performanc	e charac	teristics	- Continued.			
Test	Symbol	$\text{-55}^{\circ}C \leq T_C \leq \text{+1}$		vice 01	Device type	Group A subgroups	Lim	its <u>3</u> /	Unit
		or +4.5 V $\leq$	+3.0 V $\leq$ V <sub>DDx</sub> $\leq$ +3.6 V or +4.5 V $\leq$ V <sub>DDx</sub> $\leq$ +5.5 V unless otherwise specified				Min	Max	
		Port A = 3.3	V, Port B	= 5.0 V -	Continu	ed		1	
Propagation delay time, output disable, xDIR to xAn or xBn <u>14</u> /	t <sub>PHZ2</sub> , t <sub>PLZ2</sub>	$V_{DDA} = 3.0 \text{ V}$ and $V_{DDB} = 4.5 \text{ V}$ and $C_L = 40 \text{ pF}$ , See	l 5.5 V		All	9, 10, 11	3.0	12.0	ns
			M, D, P, L	, R <u>4</u> /		9	3.0	12.0	
Skew between outputs <u>15</u> /	t <sub>SKEW</sub>	$V_{DDA} = 3.0 \text{ V}$ and $V_{DDB} = 4.5 \text{ V}$ and $C_L = 40 \text{ pF}$			All	9, 10, 11	0.0	800.0	ps
			M, D, P, L	, R <u>4</u> /		9	0.0	800.0	
Differential skew between outputs <u>16</u> /	t <sub>OST</sub>	$V_{DDA} = 3.0 V and V_{DDB} = 4.5 V and C_{L} = 40 pF$			All	9, 10, 11	0.0	1500.0	ps
			M, D, P, L	, R <u>4</u> /		9	0.0	1500.0	
Part to part skew <u>8</u> /	t <sub>PART</sub>	$V_{DDA} = 3.0 V and V_{DDB} = 4.5 V and C_{L} = 40 pF$			All	9, 10, 11	0.0	500.0	ps
			M, D, P, L	, R <u>4</u> /		9	0.0	500.0	
	•	Ро	ort A = Port	B = 5.0	v			•	
xCLKAB or xCLKBA frequency <u>11</u> /	fclocк		$V_{DDA} = V_{DDB} = 4.5 V$ C <sub>L</sub> = 40 pF, See figure 6		All	9, 10, 11	0	100	MHz
			M, D, P, L	, R <u>4</u> /		9	0	100	
Clock period	tp	$V_{DDA} = V_{DDB} = 4.3$ C <sub>L</sub> = 40 pF, See			All	9, 10, 11	10		ns
			M, D, P, L	, R <u>4</u> /		9	10		
Setup time, xAn high before xCLKAB↑ or xBn high before xCLKBA↑	t <sub>s1</sub>	$V_{DDA} = V_{DDB} = 4.8$ $C_L = 40 \text{ pF}, \text{ See}$			All	9, 10, 11	2.0		ns
			M, D, P, L	, R <u>4</u> /		9	2.0		
Setup time, xAn low before xCLKAB↑ or xBn low before xCLKBA↑	t <sub>s2</sub>	$V_{DDA} = V_{DDB} = 4.8$ $C_L = 40 \text{ pF}, \text{ See}$			All	9, 10, 11	1.0		ns
			M, D, P, L	, R <u>4</u> /		9	1.0		
See footnotes at end of tal	ble.								
				SIZI A	E			5962-0	)6234
DLA LAN	MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990					REVISION LE A	EVEL	SHEET 1	1
SCC FORM 2234									

	TAE	BLE IA. Electrical per	erformance charac	teristics	- Continued.			
Test	Symbol	$-55^{\circ}C \leq T_C \leq +125^{\circ}$	5°C for device 01	Device type	Group A subgroups	Limi	its <u>3</u> /	Unit
		+3.0 V $\leq$ V <sub>DD</sub> or +4.5 V $\leq$ V <sub>D</sub> unless otherwise	$_{DDx} \leq$ +5.5 V			Min	Max	1
		Port A = Po	ort B = 5.0 V - Co	ntinued				
Hold time, xAn high or low after xCLKAB↑ or xBn high or low after	t <sub>h</sub>	$V_{DDA} = V_{DDB} = 4.5 V$ $C_L = 40 \text{ pF}$ , See fig		All	9, 10, 11	1.5		ns
xCLKBA1		N	M, D, P, L, R <u>4</u> /		9	1.5		
xCLKAB or xCLKBA pulse duration, high or low	tw	$V_{DDA} = V_{DDB} = 4.5 V$ $C_L = 40 \text{ pF}$ , See fig	$V_{DDA} = V_{DDB} = 4.5 V$ C <sub>L</sub> = 40 pF, See figure 6		9, 10, 11	3.5		ns
10 W		N	M, D, P, L, R <u>4</u> /		9	3.5		
Propagation delay time, xAn to xBn or xBn to xAn <u>12</u> /	t <sub>PLH1</sub> , t <sub>PHL1</sub>	$V_{DDA} = V_{DDB} = 4.5 V$ $C_L = 40 \text{ pF}$ , See fig		All	9, 10, 11	3.5	7.5	ns
XALL <u>12</u> /		N	M, D, P, L, R <u>4</u> /		9	3.5	7.5	
Propagation delay time, xCLKAB↑ to xBn or	t <sub>PLH2</sub> , t <sub>PHL2</sub>	$V_{DDA} = V_{DDB} = 4.5 V$ $C_L = 40 \text{ pF}$ , See fig		All	9, 10, 11	4.0	9.0	ns
xCLKBA↑ to xAn <u>12</u> /		N	M, D, P, L, R <u>4</u> /		9	4.0	9.0	
Propagation delay time, xSAB↑ to xBn or xSBA↑ to xAn (with xAn or	t <sub>PLH3</sub> , t <sub>PHL3</sub>	$V_{DDA} = V_{DDB} = 4.5 V$ C <sub>L</sub> = 40 pF, See fig		All	9, 10, 11	3.0	8.0	ns
to xAn (with xAn or xBn high) <u>12</u> / <u>13</u> /		N	M, D, P, L, R <u>4</u> /		9	3.0	8.0	
Propagation delay time, xSAB↓ to xBn or xSBA↓	t <sub>PLH4</sub> , t <sub>PHL4</sub>	$V_{DDA} = V_{DDB} = 4.5 V$ $C_L = 40 \text{ pF}$ , See fig		All	9, 10, 11	3.0	8.0	ns
to xAn (with xAn or xBn high) <u>12</u> / <u>13</u> /		N	M, D, P, L, R <u>4</u> /		9	3.0	8.0	7
Propagation delay time, output enable, $\overline{xOE}$ to	t <sub>PZH1</sub> , t <sub>PZL1</sub>	$V_{DDA} = V_{DDB} = 4.5 V$ $C_L = 40 \text{ pF}$ , See fig		All	9, 10, 11	3.5	9.0	ns
xAn or xBn <u>12</u> /		N	M, D, P, L, R <u>4</u> /		9	3.5	9.0	
Propagation delay time, output disable, xOE to	t <sub>PHZ1</sub> , t <sub>PLZ1</sub>	$V_{DDA} = V_{DDB} = 4.5 V$ C <sub>L</sub> = 40 pF, See fig		All	9, 10, 11	3.0	8.0	ns
xAn or xBn <u>12</u> /	<u> </u>		M, D, P, L, R <u>4</u> /	ļ	9	3.0	8.0	
Propagation delay time, output enable, xDIR to	t <sub>PZH2</sub> , t <sub>PZL2</sub>	$V_{DDA} = V_{DDB} = 4.5 V$ $C_L = 40 \text{ pF}$ , See fig		All	9, 10, 11	3.0	11.0	ns
xAn or xBn <u>14</u> /		N	M, D, P, L, R <u>4</u> /		9	3.0	11.0	-
Propagation delay time, output disable, xDIR to	t <sub>PHZ2</sub> , t <sub>PLZ2</sub>	$V_{DDA} = V_{DDB} = 4.5 V$ $C_L = 40 \text{ pF}$ , See fig		All	9, 10, 11	3.0	11.0	ns
xAn or xBn <u>14</u> /		N	M, D, P, L, R <u>4</u> /		9	3.0	11.0	
See footnotes at end of tab	ole.							
ST	ANDARI	D	SIZE	Ξ			5962-0	)6234
MICROCIA DLA LANI COLUMBUS			REVISION LE A	EVEL	SHEET 12	2		

	TAE	BLE IA. <u>Electrical</u>	performa	nce charac	teristics	- Continued.			
Test	Symbol	$-55^{\circ}C \le T_C \le +1$		device 01	Device type	Group A subgroups	Lim	nits <u>3</u> /	Unit
		+3.0 V ≤ or +4.5 V ≤	$\begin{array}{l} -40^\circ C \leq T_C \leq +125^\circ C \text{ for device } 02\\ +3.0 \text{ V} \leq V_{DDx} \leq +3.6 \text{ V}\\ \text{ or } +4.5 \text{ V} \leq V_{DDx} \leq +5.5 \text{ V}\\ \text{ unless otherwise specified} \end{array}$				Min	Max	-
		Port A =	Port B =	5.0 V - Co	ntinued	1 1		1	
Skew between outputs 15/	t <sub>SKEW</sub>	$V_{DDA} = V_{DDB} = 4.$ $C_{L} = 40 \text{ pF}$	.5 V and 5	.5 V	All	9, 10, 11	0.0	600.0	ps
			M, D, P,	L, R <u>4</u> /		9	0.0	600.0	
Differential skew between outputs 16/	t <sub>OST</sub>	$V_{DDA} = V_{DDB} = 4.$ $C_{L} = 40 \text{ pF}$	.5 V and 5	.5 V	All	9, 10, 11	0.0	1500.0	ps
<u>10</u> /			M, D, P,	L, R <u>4</u> /		9	0.0	1500.0	
Part to part skew <u>8</u> /	t <sub>PART</sub>	$V_{DDA} = V_{DDB} = 4.$ $C_{L} = 40 \text{ pF}$	.5 V and 5	.5 V	All	9, 10, 11	0.0	500.0	ps
			M, D, P,	L, R <u>4</u> /		9	0.0	500.0	
		Po	ort A = Po	rt B = 3.3	V				
xCLKAB or xCLKBA frequency <u>11</u> /	f <sub>CLOCK</sub>		$V_{\text{DDA}} = V_{\text{DDB}} = 3.0 \text{ V}$ $C_{\text{L}} = 40 \text{ pF}, \text{ See figure 6}$		All	9, 10, 11	0	80	MHz
			M, D, P,	L, R <u>4</u> /		9	0	80	
Clock period	t <sub>p</sub>	$V_{DDA} = V_{DDB} = 3.0 V$ $C_L = 40 \text{ pF}, \text{ See figure 6}$		All	9, 10, 11	12.5		ns	
			M, D, P,	L, R <u>4</u> /		9	12.5		
Setup time, xAn high before xCLKAB↑ or xBn	t <sub>s1</sub>	$V_{DDA} = V_{DDB} = 3.$ $C_L = 40 \text{ pF}, \text{ See}$			All	9, 10, 11	3.0		ns
high before xCLKBA↑			M, D, P,	L, R <u>4</u> /		9	3.0		
Setup time, xAn low before xCLKAB↑ or xBn	t <sub>s2</sub>	$V_{DDA} = V_{DDB} = 3$ $C_L = 40 \text{ pF}$ , See			All	9, 10, 11	2.0		ns
low before xCLKBA↑			M, D, P,	L, R <u>4</u> /		9	2.0		
Hold time, xAn high or low after xCLKAB↑ or	t <sub>h</sub>	$V_{DDA} = V_{DDB} = 3$ $C_L = 40 \text{ pF}$ , See			All	9, 10, 11	1.5		ns
xBn high or low after xCLKBA↑			M, D, P,	L, R <u>4</u> /		9	1.5		
xCLKAB or xCLKBA pulse duration, high or	t <sub>w</sub>	$V_{DDA} = V_{DDB} = 3.$ $C_L = 40 \text{ pF}, \text{ See}$			All	9, 10, 11	5.0		ns
low			M, D, P,	L, R <u>4</u> /		9	5.0		-
Propagation delay time, xAn to xBn or xBn to	t <sub>PLH1</sub> , t <sub>PHL1</sub>	$V_{DDA} = V_{DDB} = 3$ $C_L = 40 \text{ pF}$ , See	.0 V and 3		All	9, 10, 11	4.0	10.0	ns
xAn <u>12</u> /			M, D, P,	L, R <u>4</u> /		9	4.0	10.0	1
See footnotes at end of ta	ble.								
ST		D		SIZE A	≡			5962-0	6234
DLA LAN	DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990					REVISION LE A	EVEL	SHEET 13	3
DSCC EOPM 2224									

	TAE	BLE IA. Electrical	performar	nce charac	teristics	- Continued.			
Test	Symbol	Test cond -55°C $\leq$ T <sub>C</sub> $\leq$ +1	ditions <u>1</u> / I 25°C for d		Device type	Group A subgroups	Lim	nits <u>3</u> /	Unit
		+3.0 V ≤ \ or +4.5 V ≤ unless othe		.5 V			Min	Max	
		Port A =	Port B =	3.3 V - Co	ontinued	-11			<u> </u>
Propagation delay time, xCLKAB↑ to xBn or	t <sub>PLH2</sub> , t <sub>PHL2</sub>	$V_{DDA} = V_{DDB} = 3.$ $C_{L} = 40 \text{ pF}, \text{ See}$		.6 V	All	9, 10, 11	4.5	12.5	ns
xCLKBA↑ to xAn <u>12</u> /			M, D, P,	L, R <u>4</u> /		9	4.5	12.5	
Propagation delay time, xSAB↑ to xBn or xSBA↑	t <sub>PLH3</sub> , t <sub>PHL3</sub>	$\label{eq:VDDA} \begin{split} V_{DDA} &= V_{DDB} = 3.\\ C_L &= 40 \text{ pF}, \text{ See} \end{split}$		.6 V	All	9, 10, 11	4.5	11.0	ns
to xAn (with xAn or xBn high) <u>12</u> / <u>13</u> /			M, D, P,	L, R <u>4</u> /		9	4.5	11.0	
Propagation delay time, xSAB↓ to xBn or xSBA↓	t <sub>PLH4</sub> , t <sub>PHL4</sub>	$\label{eq:VDDA} \begin{split} V_{DDA} &= V_{DDB} = 3.\\ C_L &= 40 \text{ pF}, \text{ See} \end{split}$		6 V	All	9, 10, 11	4.5	11.0	ns
to xAn (with xAn or xBn high) <u>12</u> / <u>13</u> /			M, D, P,	L, R <u>4</u> /		9	4.5	11.0	
Propagation delay time, output enable, <del>xOE</del> to	t <sub>PZH1</sub> , t <sub>PZL1</sub>		$V_{DDA} = V_{DDB} = 3.0 \text{ V} \text{ and } 3.6 \text{ V}$ $C_L = 40 \text{ pF}, \text{ See figure 6}$			9, 10, 11	4.0	11.0	ns
xAn or xBn <u>12</u> /			M, D, P,	L, R <u>4</u> /		9	4.0	11.0	
Propagation delay time, output disable, xOE to	t <sub>PHZ1</sub> , t <sub>PLZ1</sub>		$V_{DDA} = V_{DDB} = 3.0 \text{ V} \text{ and } 3.6 \text{ V}$ $C_L = 40 \text{ pF}, \text{ See figure 6}$			9, 10, 11	4.0	10.0	ns
xAn or xBn <u>12</u> /			M, D, P,	L, R <u>4</u> /		9	4.0	10.0	
Propagation delay time, output enable, xDIR to	t <sub>PZH2</sub> , t <sub>PZL2</sub>	$\label{eq:VDDA} \begin{split} V_{DDA} &= V_{DDB} = 3.\\ C_L &= 40 \text{ pF}, \text{ See} \end{split}$		6 V	All	9, 10, 11	3.0	13.0	ns
xAn or xBn <u>14</u> /			M, D, P,	L, R <u>4</u> /		9	3.0	13.0	
Propagation delay time, output disable, xDIR to	t <sub>PHZ2</sub> , t <sub>PLZ2</sub>	$\label{eq:VDDA} \begin{split} V_{\text{DDA}} &= V_{\text{DDB}} = 3.\\ C_{\text{L}} &= 40 \text{ pF}, \text{ See} \end{split}$		6 V	All	9, 10, 11	3.0	13.0	ns
xAn or xBn <u>14</u> /			M, D, P,	L, R <u>4</u> /		9	3.0	13.0	
Skew between outputs <u>15</u> /	t <sub>SKEW</sub>	$V_{DDA} = V_{DDB} = 3.$ $C_{L} = 40 \text{ pF}$	.0 V and 3.	6 V	All	9, 10, 11	0.0	700.0	ps
			M, D, P,	L, R <u>4</u> /		9	0.0	700.0	
Differential skew between outputs	t <sub>оsт</sub>	$V_{DDA} = V_{DDB} = 3.$ $C_L = 40 \text{ pF}$	.0 V and 3.	6 V	All	9, 10, 11	0.0	1500.0	ps
<u>16</u> /			M, D, P,	L, R <u>4</u> /		9	0.0	1500.0	
Part to part skew <u>8</u> /	t <sub>PART</sub>	$V_{DDA} = V_{DDB} = 3.$ $C_{L} = 40 \text{ pF}$	.0 V and 3.	6 V	All	9, 10, 11	0.0	500.0	ps
			M, D, P,	L, R <u>4</u> /		9	0.0	500.0	
See footnotes on next she	et.								
ST	ANDARI	D		SIZI A	Ξ			5962-0	6234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990						REVISION LE A	EVEL	SHEET 14	1

### TABLE IA. Electrical performance characteristics - Continued.

- 1/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table IA herein. Output terminals not designated shall be high level logic, low level logic, or open, except for all I<sub>DD</sub> test, where the output terminals shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- <u>2</u>/ This device requires both V<sub>DDA</sub> and V<sub>DDB</sub> power supplies for operation. The power supply will be indicated followed by the voltage to which the power supply is set to for the given test.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to V<sub>SS</sub> and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein.
- <u>4</u>/ RHA devices supplied to this drawing have been characterized through all levels M, D, P, L, and R of irradiation. However, this device is only tested at the "R" level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level,  $T_A = +25^{\circ}C$ .
- 5/ This parameter is unaffected by the state of  $\overline{xOE}$  and xDIR.
- 6/ Not more than one output should be shorted at a time for a maximum duration of one second.
- 7/ This parameter is supplied as design limit but not guaranteed or tested.
- <u>8/</u> This parameter is guaranteed based on characterization data but not tested.
- 9/ Power does not include power contribution of any CMOS output sink current.
- <u>10</u>/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions:  $V_{IH} = V_{IH}(min) + 20\%$ , -0%;  $V_{IL} = V_{IL}(max) + 0\%$ , -50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to  $V_{IH}(min)$  and  $V_{IL}(max)$ .
- 11/ Guaranteed by functional test.
- 12/ For propagation delay tests, all paths must be tested.
- 13/ These parameters are measured with the internal output state of the storage register opposite to that of the bus input.
- 14/ This parameter is guaranteed by design but not tested.
- 15/ For device type 01, Output skew is defined as a comparison of any two output transitions of the same type at the same temperature and voltage for the same port within the byte:1A1 through 1A8 are compared high-to-low versus high-to-low and low-to-high versus low-to-high; similarly 1B1through 1B8 are compared, 2A1 through 2A8 are compared and 2B1 through 2B8 are compared.
- <u>16</u>/ For device type 01, differential output skew is defined as the comparison of any two outputs transitioning of opposite types at the same temperature and voltage for the same port within the byte:1A1 through 1A8 are compared high-to-low versus high-to-low; similarly 1B1through 1B8 are compared, 2A1 through 2A8 are compared and 2B1 through 2B8 are compared.

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 15

Device type	T <sub>A</sub> = Temperature ±10°C	Single event u Bias V <sub>DDx</sub>	Single event latch-up(SEL) Bias $V_{DDx} = 5.5 V$	
	±10°C	Effective LET No upsets [MeV/(mg/cm <sup>2</sup> )]	No upsets cross section	
All	<u>3</u> /	75 2.5 x 10 <sup>-7</sup> cm		110


TABLE IB. <u>S</u>	EP test limits.	<u>1</u> /	<u>2</u> /
--------------------	-----------------	------------	------------

 $\underline{1}$  Devices that contain cross-coupled resistance must be tested at the maximum T<sub>A</sub>. For SEP test conditions, see 4.4.4.3 herein.

2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity. <u>3</u>/ Worst case temperature for latch-up test is  $T_A = +125$ °C.

Test temperature for SEU test is  $TA = +25^{\circ}C$ .

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 16



	C	ase outline X		
Inches			Millim	eters
Symbol	Min	Max	Min	Max
А		.125		3.175
b	.006	.01	0.152	0.254
с	.005	TYP	0.127	' TYP
D	.722	.738	18.339	18.745
D1	.675	TYP	17.14	5 TYP
E	.374	.386	9.500	9.804
E1	1.100 TYP		27.940 TYP	
E2	.274	.286	6.960	7.264
E3	.030		0.762	
е	.025	BSC	.635	BSC
н	.002	.014	0.051	0.356
L	.300		7.620	
Q	.040	REF	1.016	REF
S1	.005		0.127	
Т	.033 REF		0.838 REF	
T1	.018 REF		0.457	REF
T2	.000		0.000	
Ν	5	6	5	6

NOTES:

- All exposed metallized areas are gold plated 100 micro-inches over electroplated nickel underplating 100 micro-inches thick per MIL-PRF-38535.
  Lead finishes are in accordance with MIL-PRF-38535.
  Seal ring is electrically connected to V<sub>ss</sub>.

- 4. Letter designations are to cross-reference to MIL-STD-1835.
- 5. Lead true position tolerance and coplanarity are not measured.

FIGURE 1. Case outline - Continued.

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 18

Device type	All						
Case outline	Х						
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol		
1	1DIR	20	2B5	39	V <sub>SS</sub>		
2	1CLKBA	21	2B6	40	2A3		
3	1SBA	22	V <sub>DDB</sub>	41	2A2		
4	V <sub>SS</sub>	23	2B7	42	2A1		
5	1B1	24	2B8	43	1A8		
6	1B2	25	V <sub>SS</sub>	44	1A7		
7	V <sub>DDB</sub>	26	2SBA	45	1A6		
8	1B3	27	2CLKBA	46	V <sub>SS</sub>		
9	1B4	28	2DIR	47	1A5		
10	1B5	29	2OE	48	1A4		
11	V <sub>SS</sub>	30	2CLKAB	49	1A3		
12	1B6	31	2SAB	50	V <sub>DDA</sub>		
13	1B7	32	V <sub>SS</sub>	51	1A2		
14	1B8	33	2A8	52	1A1		
15	2B1	34	2A7	53	V <sub>SS</sub>		
16	2B2	35	V <sub>DDA</sub>	54	1SAB		
17	2B3	36	2A6	55	1CLKAB		
18	V <sub>SS</sub>	37	2A5	56	10E		
19	2B4	38	2A4				

Terminal description			
Terminal symbol	Description		
xOE (x = 1, 2)	Output enable inputs (active low)		
xDIR (x = 1, 2)	Direction-control inputs		
xAn (x = 1, 2; n = 1 - 8)	Side A inputs or three-state outputs		
xBn (x = 1, 2; n = 1 - 8)	Side B inputs or three-state outputs		
xSAB (x = 1, 2)	Select real-time or stored A bus data to B bus		
xSBA (x = 1, 2)	Select real-time or stored B bus data to A bus		
xCLKAB (x = 1, 2)	Clock inputs, store A bus data		
xCLKBA (x = 1, 2)	Clock inputs, store B bus data		

FIGURE 2. Terminal connections.

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 19

		Inp	uts			Data I/		
xOE	xDIR	xCLKAB	xCLKBA	xSAB	xSBA	xA1 - xA8	xB1 - xB8	Operation or function
Х	Х	$\uparrow$	Х	Х	Х	Input	Unspecified	Store A, B unspecified <u>1</u> /
х	х	Х	$\uparrow$	х	х	Unspecified	Input	Store B, A unspecified <u>1</u> /
н	х	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data <u>1</u> /
н	Х	H or L	H or L	Х	Х	Input	Input	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Х	Н	Х	Input	Output	Stored A data to B bus

H = High voltage level L = Low voltage level

X = Irrelevant

 $\uparrow$  = Low-to-high transition of the clock

<u>1</u>/ The data output functions may be enabled or disabled by various signals at the  $\overline{xOE}$  or xDIR. Data-input functions are always enabled, i.e., data at the bus terminals will be stored on every low-to-high transition of the clock inputs.

FIGURE 3. Truth table.

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 20

Port B	Port A	Operation
5 Volts	3.3 Volts	Voltage translator
5 Volts	5 Volts	Non translating
3.3 Volts	3.3 Volts	Non translating
V <sub>SS</sub>	V <sub>SS</sub>	Cold spare
V <sub>SS</sub>	3.3 Volts or 5 Volts	Port A warm spare
3.3 Volts or 5 Volts	V <sub>SS</sub>	Port B warm spare

#### NOTES:

#### I/O guidelines

Control dignals xDIR,  $\overline{xOE}$ , xSAB, xSBA, xCLKAB, and xCLKBA ar 5-volt tolerant inputs powered by V<sub>DDA</sub>. Therefore, when V<sub>DDA</sub> is at 3.3 volts, either 3.3-volt or 5-volt CMOS logic levels may be applied to all control inputs. Additionally, it is recommended that all unused inputs be tied to V<sub>SS</sub> through a 1 K $\Omega$  resistor. Input signal transition should be driven into the device with a rise and fall time that is  $\leq$  100 ms.

# Power application guidelines


For proper operation, connect power to all V<sub>DDx</sub> and ground all V<sub>SS</sub> pins (i.e., no floating V<sub>DDx</sub> or V<sub>SS</sub> input pins). By virtue of the device warm-spare feature, power supplies V<sub>DDB</sub> and V<sub>DDA</sub> may be applied to the device in any order. To ensure the device is in cold-spare, both supplies, V<sub>DDB</sub> and V<sub>DDA</sub>, must be equal to V<sub>SS</sub>  $\pm 0.3$  V. Warm-spare operation is in effect when on power supply is > 1 V and the other power supply is equal to V<sub>SS</sub>  $\pm 0.3$  V. If V<sub>DDB</sub> has a power-on ramp rate longer than 1 second, then V<sub>DDA</sub> should power-on first to ensure proper control of xDIR and  $\overline{xOE}$ . During normal operation of the part, after power-up, ensure V<sub>DDB</sub>  $\geq$  V<sub>DDA</sub>.

By definition, warm sparing occurs when half of the chip receives its normal  $V_{DD}$  supply value while the  $V_{DD}$  supplying the other half of the chip is set to 0.0 V. When the chip is "warm spared", the side that has its  $V_{DD}$  set to a normal operational value is "actively" three-stated because the chip's internal OE signal is forced low. The side of the chip that has  $V_{DD}$  set to 0.0 V is "passively" three-stated by the cold spare circuitry.


In orde<u>r to</u> minimize transients and current consumption, the user is encouraged to first apply a high level to the xOE pins and then power down the appropriate supply.

#### FIGURE 4. Power table.


STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 21



APR 97



APR 97



### 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.

- 4.2.1 Additional criteria for device classes Q and V.
  - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
  - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B or as modified in the device manufacturer's Quality Management plan.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein (see 4.4.1 through 4.4.4).

# 4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c. C<sub>IN</sub> and C<sub>OUT</sub> shall be measured only for initial qualification and after process or design changes which may affect capacitance. C<sub>IN</sub> and C<sub>OUT</sub> shall be measured between the designated terminal and V<sub>SS</sub> at a frequency of 1 MHz. For C<sub>IN</sub> and C<sub>OUT</sub>, test all applicable pins on five devices with zero failures.

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 25

TABLE IIA. Electrical test requirements.

		Subgroupo	
Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)		
	Device class Q	Device class V	
Interim electrical parameters (see 4.2)	1, 7, 9	1, 7, 9	
Final electrical parameters (see 4.2)	1, 2, 3, 7, 8, 9, 10, 11 <u>1</u> /	1, 2, 3, 7, 8, 9, 10, 11 <u>2</u> / <u>3</u> /	
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	
Group C end-point electrical parameters (see 4.4)	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 8, 9, 10, 11 <u>3</u> /	
Group D end-point electrical parameters (see 4.4)	1, 7, 9	1, 2, 3, 7, 9	
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	

<u>1</u>/ PDA applies to subgroups 1 and 7.

2/ PDA applies to subgroups 1, 7, and deltas.

3/ Delta limits, as specified in table IIB, shall be required where specified, and the delta values shall be completed with reference to the zero hour electrical parameters.

TABLE IIB. Burn-in delta parameters (+	+25°C).
--	---------

Parameter	Symbol	Condition	Delta limit
Standby supply current	I <sub>DDQ</sub>	$T_A = 25^{\circ}C$	$\pm 10\%$ of measured value or 35 $\mu A$ whichever is greater

NOTE: If device is tested at or below 35  $\mu$ A, no deltas are required. Deltas are performed at room temperature.

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 26

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 <u>Group D inspection</u>. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation endpoint electrical parameter limits as defined in table IA at T<sub>A</sub> = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.

4.4.4.1 <u>Total dose irradiation testing</u>. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A, and as specified herein.

4.4.4.1.1 <u>Accelerated annealing tests</u>. Accelerated annealing tests shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limits at  $25^{\circ}C \pm 5^{\circ}C$ . Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.4.2 <u>Dose rate induced latchup testing</u>. When required by the customer, dose rate induced latchup testing shall be performed in accordance with method 1020 of MIL-STD-883 and as specified herein. Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may affect the RHA capability of the process.

4.4.3 <u>Single event phenomena (SEP)</u>. When specified in the purchase order or contract, SEP testing shall be performed on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and  $60^{\circ}$  to the normal, inclusive (i.e.  $0^{\circ} \le$  angle  $\le 60^{\circ}$ ). No shadowing of the ion beam due to fixturing or package related effects is allowed.
- b. The fluence shall be  $\geq 100$  errors or  $\geq 10^7$  ions/cm<sup>2</sup>.
- c. The flux shall be between 10<sup>2</sup> and 10<sup>5</sup> ions/cm<sup>2</sup>/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be  $\geq$  20 micron in silicon.
- e. The test temperature shall be +25°C for the upset measurements and the maximum rated operating temperature  $\pm 10$ °C for the latchup measurements.
- f. Bias conditions shall be defined by the manufacturer for the latchup measurements.
- g. For SEP test limits, see table IB herein.

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 27

4.5 <u>Methods of inspection</u>. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit V<sub>SS</sub> terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime -VA and have agreed to this drawing.

6.7 <u>Additional information</u>. A copy of the following additional data shall be maintained and available from the device manufacturer:

- a. RHA Test conditions (SEP).
- b. Number of upsets (SEU).
- c. Occurrence of latchup (SEL).

STANDARD	SIZE A		5962-06234
MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 28

### STANDARD MICROCIRCUIT DRAWING BULLETIN

#### DATE: 12-10-23

Approved sources of supply for SMD 5962-06234 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="http://www.landandmaritime.dla.mil/Programs/Smcr/">http://www.landandmaritime.dla.mil/Programs/Smcr/</a>.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962R0623401QXA	65342	UT54ACS164646SUCA
5962R0623401QXC	65342	UT54ACS164646SUCC
5962R0623401VXA	65342	UT54ACS164646SUCA
5962R0623401VXC	65342	UT54ACS164646SUCC

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number Vendor name and address

65342

Aeroflex Colorado Springs Inc. 4350 Centennial Boulevard Colorado Springs, CO 80907-3486

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.