

## 1-Mbit (128K x 8) Static RAM

### Features

- Temperature Ranges
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C
  - Automotive-A: -40°C to 85°C
  - Automotive-E: -40°C to 125°C
- 4.5V–5.5V operation
- CMOS for optimum speed/power
- Low active power  
(70 ns Commercial, Industrial, Automotive-A)
  - 82.5 mW (max.) (15 mA)
- Low standby power  
(55/70 ns Commercial, Industrial, Automotive-A)
  - 110 µW (max.) (15 µA)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{OE}$  options
- Available in Pb-free and non-Pb-free 32-pin (450 mil-wide) SOIC, 32-pin STSOP and 32-pin TSOP-I

### Functional Description<sup>[1]</sup>


The CY62128BN is a high-performance CMOS static RAM organized as 128K words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable ( $CE_1$ ), an active HIGH Chip Enable ( $CE_2$ ), an active LOW Output Enable ( $OE$ ), and tri-state drivers. This device has an automatic power-down feature that reduces power consumption by more than 75% when deselected.

Writing to the device is accomplished by taking Chip Enable One ( $CE_1$ ) and Write Enable (WE) inputs LOW and Chip Enable Two ( $CE_2$ ) input HIGH. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

Reading from the device is accomplished by taking Chip Enable One ( $CE_1$ ) and Output Enable ( $OE$ ) LOW while forcing Write Enable (WE) and Chip Enable Two ( $CE_2$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected ( $CE_1$  HIGH or  $CE_2$  LOW), the outputs are disabled ( $OE$  HIGH), or during a write operation ( $CE_1$  LOW,  $CE_2$  HIGH, and WE LOW).

### Logic Block Diagram



### Pin Configuration

Top View SOIC	
NC	32
1 O	V <sub>CC</sub>
2	31
A <sub>16</sub>	A <sub>15</sub>
A <sub>14</sub>	30
A <sub>12</sub>	29
4	CE <sub>2</sub>
5	WE
A <sub>7</sub>	28
A <sub>6</sub>	27
A <sub>5</sub>	26
A <sub>4</sub>	25
A <sub>3</sub>	24
A <sub>2</sub>	23
A <sub>1</sub>	22
A <sub>0</sub>	CE <sub>1</sub>
I/O <sub>0</sub>	21
I/O <sub>1</sub>	20
I/O <sub>2</sub>	I/O <sub>6</sub>
I/O <sub>3</sub>	I/O <sub>5</sub>
I/O <sub>4</sub>	I/O <sub>4</sub>
I/O <sub>5</sub>	I/O <sub>3</sub>
I/O <sub>6</sub>	
I/O <sub>7</sub>	
GND	
16	17


#### Note:

1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on <http://www.cypress.com>.

## Product Portfolio

Product		V <sub>CC</sub> Range (V)			Speed (ns)	Power Dissipation			
		Min.	Typ. <sup>[2]</sup>	Max.		Operating, I <sub>CC</sub> (mA)	Standby, I <sub>SB2</sub> (μA)	Typ. <sup>[2]</sup>	Max.
CY62128BNLL	Commercial	4.5	5.0	5.5	55	7.5	20	2.5	15
	Industrial				70	6	15	2.5	15
	Automotive-A				55	7.5	20	2.5	15
	Automotive-E				70	6	15	2.5	15
					70	6	25	2.5	25
					70	6	25	2.5	25

## Pin Configurations



## Pin Definitions

Input	<b>A<sub>0</sub>–A<sub>16</sub></b> . Address Inputs
Input/Output	<b>I/O<sub>0</sub>–I/O<sub>7</sub></b> . Data lines. Used as input or output lines depending on operation
Input/Control	<b>WE</b> . Write Enable, Active LOW. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted.
Input/Control	<b>CE<sub>1</sub></b> . Chip Enable 1, Active LOW.
Input/Control	<b>CE<sub>2</sub></b> . Chip Enable 2, Active HIGH.
Input/Control	<b>OE</b> . Output Enable, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins
Ground	<b>GND</b> . Ground for the device
Power Supply	<b>V<sub>CC</sub></b> . Power supply for the device

### Note:

2. Typical values are included for reference only and are not tested or guaranteed. Typical values are an average of the distribution across normal production variations as measured at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C, and t<sub>AA</sub> = 70 ns.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$

Ambient Temperature with

Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

Supply Voltage on  $V_{\text{CC}}$  to Relative GND<sup>[3]</sup> ...  $-0.5\text{V}$  to  $+7.0\text{V}$

DC Voltage Applied to Outputs  
in High-Z State<sup>[3]</sup> .....  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

DC Input Voltage<sup>[3]</sup> .....  $-0.5\text{V}$  to  $V_{\text{CC}} + 0.5\text{V}$

Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage..... > 2001V  
(per MIL-STD-883, Method 3015)

Latch-up Current..... > 200 mA

## Operating Range

Range	Ambient Temperature ( $T_A$ ) <sup>[4]</sup>	$V_{\text{CC}}$
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$5\text{V} \pm 10\%$
Industrial	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	
Automotive-A	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	
Automotive-E	$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	

## Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	-55			-70			Unit	
			Min.	Typ. <sup>[2]</sup>	Max.	Min.	Typ. <sup>[2]</sup>	Max.		
$V_{\text{OH}}$	Output HIGH Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OH}} = -1.0\text{ mA}$	2.4			2.4			V	
$V_{\text{OL}}$	Output LOW Voltage	$V_{\text{CC}} = \text{Min.}$ , $I_{\text{OL}} = 2.1\text{ mA}$			0.4			0.4	V	
$V_{\text{IH}}$	Input HIGH Voltage		2.2		$V_{\text{CC}} + 0.3$	2.2		$V_{\text{CC}} + 0.3$	V	
$V_{\text{IL}}$	Input LOW Voltage <sup>[3]</sup>		-0.3		0.8	-0.3		0.8	V	
$I_{\text{IX}}$	Input Leakage Current	$\text{GND} \leq V_I \leq V_{\text{CC}}$	Commercial/ Industrial	-1		+1	-1		+1	$\mu\text{A}$
			Automotive-A				-1		+1	$\mu\text{A}$
			Automotive-E				-10		+10	$\mu\text{A}$
$I_{\text{OZ}}$	Output Leakage Current	$\text{GND} \leq V_I \leq V_{\text{CC}}$ , Output Disabled	Commercial/ Industrial	-1		+1	-1		+1	$\mu\text{A}$
			Automotive-A				-1		+1	$\mu\text{A}$
			Automotive-E				-10		+10	$\mu\text{A}$
$I_{\text{CC}}$	$V_{\text{CC}}$ Operating Supply Current	$V_{\text{CC}} = \text{Max.}$ , $I_{\text{OUT}} = 0\text{ mA}$ , $f = f_{\text{MAX}} = 1/t_{\text{RC}}$	Commercial/ Industrial		7.5	20		6	15	mA
			Automotive-A					6	15	mA
			Automotive-E					6	25	mA
$I_{\text{SB1}}$	Automatic CE Power-down Current —TTL Inputs	$\text{Max. } V_{\text{CC}}, CE_1 \geq V_{\text{IH}}$ or $CE_2 \leq V_{\text{IL}}$ , $V_{\text{IN}} \geq V_{\text{IH}}$ or $V_{\text{IN}} \leq V_{\text{IL}}$ , $f = f_{\text{MAX}}$	Commercial/ Industrial		0.1	2		0.1	1	mA
			Automotive-A					0.1	1	mA
			Automotive-E					0.1	2	mA
$I_{\text{SB2}}$	Automatic CE Power-down Current —CMOS Inputs	$\text{Max. } V_{\text{CC}},$ $CE_1 \geq V_{\text{CC}} - 0.3\text{V}$ , or $CE_2 \leq 0.3\text{V}$ , $V_{\text{IN}} \geq V_{\text{CC}} - 0.3\text{V}$ , or $V_{\text{IN}} \leq 0.3\text{V}$ , $f = 0$	Commercial/ Industrial		2.5	15		2.5	15	$\mu\text{A}$
			Automotive-A					2.5	15	$\mu\text{A}$
			Automotive-E					2.5	25	$\mu\text{A}$

### Notes:

3.  $V_{\text{IL}}$  (min.) =  $-2.0\text{V}$  for pulse durations of less than 20 ns.

4.  $T_A$  is the "Instant On" case temperature.


### Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
$C_{IN}$	Input Capacitance	$T_A = 25^\circ C$ , $f = 1$ MHz, $V_{CC} = 5.0V$	9	pF
$C_{OUT}$	Output Capacitance		9	pF


### Thermal Resistance<sup>[5]</sup>

Parameter	Description	Test Conditions	32 SOIC	32 STSOP	32 TSOP	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA / JESD51.	66.17	105.14	97.44	°C/W
$\Theta_{JC}$	Thermal Resistance (Junction to Case)		30.87	14.09	26.05	°C/W

### AC Test Loads and Waveforms



### Data Retention Waveform



### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions <sup>[6]</sup>	Min.	Typ.	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		2.0			V
$I_{CCDR}$	Data Retention Current	$V_{CC} = V_{DR} = 2.0V$ , $CE_1 \geq V_{CC} - 0.3V$ , or $CE_2 \leq 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ or, $V_{IN} \leq 0.3V$	Commercial/ Industrial Automotive-A	1.5	15	$\mu A$
			Automotive-E	1.5	25	$\mu A$
$t_{CDR}$	Chip Deselect to Data Retention Time		0			ns
$t_R$	Operation Recovery Time		70			ns


Note:

5. Tested initially and after any design or process changes that may affect these parameters.

6. No input may exceed  $V_{CC} + 0.5V$ .

**Switching Characteristics<sup>[7]</sup>** Over the Operating Range


Parameter	Description	CY62128BN-55		CY62128BN-70		Unit
		Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>						
$t_{RC}$	Read Cycle Time	55		70		ns
$t_{AA}$	Address to Data Valid		55		70	ns
$t_{OHA}$	Data Hold from Address Change	5		5		ns
$t_{ACE}$	$\overline{CE}_1$ LOW to Data Valid, $CE_2$ HIGH to Data Valid		55		70	ns
$t_{DOE}$	$OE$ LOW to Data Valid		20		35	ns
$t_{LZOE}$	$OE$ LOW to Low Z	0		0		ns
$t_{HZOE}$	$OE$ HIGH to High Z <sup>[7, 9]</sup>		20		25	ns
$t_{LZCE}$	$\overline{CE}_1$ LOW to Low Z, $CE_2$ HIGH to Low Z <sup>[9]</sup>	5		5		ns
$t_{HZCE}$	$\overline{CE}_1$ HIGH to High Z, $CE_2$ LOW to High Z <sup>[8, 9]</sup>		20		25	ns
$t_{PU}$	$\overline{CE}_1$ LOW to Power-up, $CE_2$ HIGH to Power-up	0		0		ns
$t_{PD}$	$\overline{CE}_1$ HIGH to Power-down, $CE_2$ LOW to Power-down		55		70	ns
<b>WRITE CYCLE<sup>[10]</sup></b>						
$t_{WC}$	Write Cycle Time	55		70		ns
$t_{SCE}$	$\overline{CE}_1$ LOW to Write End, $CE_2$ HIGH to Write End	45		60		ns
$t_{AW}$	Address Set-up to Write End	45		60		ns
$t_{HA}$	Address Hold from Write End	0		0		ns
$t_{SA}$	Address Set-up to Write Start	0		0		ns
$t_{PWE}$	$WE$ Pulse Width	45		50		ns
$t_{SD}$	Data Set-up to Write End	25		30		ns
$t_{HD}$	Data Hold from Write End	0		0		ns
$t_{LZWE}$	$WE$ HIGH to Low Z <sup>[9]</sup>	5		5		ns
$t_{HZWE}$	$WE$ LOW to High Z <sup>[8, 9]</sup>		20		25	ns

**Switching Waveforms**
**Read Cycle No.1<sup>[11, 12]</sup>**

**Notes:**


7. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 100-pF load capacitance.
8.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
9. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
10. The internal write time of the memory is defined by the overlap of  $CE_1$  LOW,  $CE_2$  HIGH, and  $WE$  LOW.  $CE_1$  and  $WE$  must be LOW and  $CE_2$  HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
11. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .
12.  $WE$  is HIGH for read cycle.

### Switching Waveforms (continued)

#### Read Cycle No. 2 ( $\overline{OE}$ Controlled)<sup>[12, 13]</sup>



#### Write Cycle No. 1 ( $\overline{CE}_1$ or $CE_2$ Controlled)<sup>[14, 15]</sup>




#### Notes:


13. Address valid prior to or coincident with  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.
14. Data I/O is high impedance if  $OE = V_{IH}$ .
15. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $WE$  going HIGH, the output remains in a high-impedance state.

## Switching Waveforms (continued)

**Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  HIGH During Write)<sup>[14, 15]</sup>**



**Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[14, 15]</sup>**



**Note:**

16. During this period the I/Os are in the output state and input signals should not be applied.

### Truth Table


<b><math>\overline{CE}_1</math></b>	<b><math>CE_2</math></b>	<b><math>\overline{OE}</math></b>	<b><math>\overline{WE}</math></b>	<b><math>I/O_0-I/O_7</math></b>	<b>Mode</b>	<b>Power</b>
H	X	X	X	High Z	Power-down	Standby ( $I_{SB}$ )
X	L	X	X	High Z	Power-down	Standby ( $I_{SB}$ )
L	H	L	H	Data Out	Read	Active ( $I_{CC}$ )
L	H	X	L	Data In	Write	Active ( $I_{CC}$ )
L	H	H	H	High Z	Selected, Outputs Disabled	Active ( $I_{CC}$ )

### Ordering Information

<b>Speed (ns)</b>	<b>Ordering Code</b>	<b>Package Diagram</b>	<b>Package Type</b>	<b>Operating Range</b>
55	CY62128BNLL-55SXI	51-85081	32-pin 450-Mil SOIC (Pb-Free)	Commercial
	CY62128BNLL-55ZXI	51-85056	32-pin TSOP Type I (Pb-Free)	Industrial
70	CY62128BNLL-70SXА	51-85081	32-pin 450-Mil SOIC (Pb-Free)	Automotive-A



Please contact your local Cypress sales representative for availability of these parts

## Package Diagrams





DIMENSIONS IN INCHES[MM] MIN. MAX.  
 PACKAGE WEIGHT 1.42gms

PART #	
S32.45	STANDARD PKG.
SZ32.45	LEAD FREE PKG.



51-85081\*C

**Package Diagrams (continued)**


**Package Diagrams (continued)**
**32 Lead TSOP I 8 X 20 mm - STANDARD**


All product and company names mentioned in this document are the trademarks of their respective holders.

## Document History Page

**Document Title:** CY62128BN MoBL® 1-Mbit (128K x 8) Static RAM  
**Document Number:** 001-06498

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	426503	See ECN	NXR	New Data Sheet
*A	488954	See ECN	NXR	Added Automotive product Removed RTSOP Package Updated ordering Information table
*B	2898985	03/25/2010	AJU	Removed inactive parts from Ordering Information table. Updated package diagram.