

# THIS SPEC IS OBSOLETE

Spec No: 001-06517

Spec Title: CY62148BN MOBL(R) 4-MBIT (512K X 8) STATIC RAM

Sunset Owner: Anuj Chakrapani (aju)

Replaced by: NONE



# 4-Mbit (512K x 8) Static RAM

#### **Features**

- 4.5V-5.5V operation
- Low active power
  - □ Typical active current: 2.5 mA @ f = 1 MHz
  - □ Typical active current:12.5 mA @ f = fmax
- Low standby current
- Automatic power down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- CMOS for optimum speed and power
- Available in standard Pb-free and non Pb-free 32-lead (450-mil) SOIC and 32-lead TSOP II packages


#### **Functional Description**

The CY62148BN is a high performance CMOS static RAM organized as 512K words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and tri-state drivers. This device has an automatic power down feature that reduces power consumption by more than 99% when deselected.

 $\underline{\text{To w}}$  rite to the device, take Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O $_0$  through I/O $_7$ ) is then written into the location specified on the address pins (A $_0$  through A $_{18}$ ).

To read from the device, take Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  LOW while forcing Write Enable  $(\overline{WE})$  HIGH for read. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

The eight input/output pins (I/O $_0$  through I/O $_7$ ) <u>go</u> into a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or a write operation is in progress (CE LOW and WE LOW).



**Cypress Semiconductor Corporation**Document Number: 001-06517 Rev. \*E






#### Contents

Functional Description	.1
Pin Configuration	. 3
Product Portfolio	. 3
Maximum Ratings	.4
Operating Range	
Electrical Characteristics Over the Operating Range	. 4
Capacitance <sup>[4]</sup>	.4
AC Test Loads and Waveforms	.4
Switching Characteristics <sup>[5]</sup> Over the Operating Range	. 5
Data Retention Characteristics (Over the Operating Ran	ge) 6
Data Retention Waveform	. 6
Switching Waveforms	
Read Cycle No. 1 <sup>[10, 11]</sup>	. 6
Read Cycle No. 2 (OE Controlled)[11, 12]	. 6

Write Cycle No. 1 ( <u>CE <sub>Controlled</sub>)</u> <sup>[13]</sup>	7
Write Cycle No. 2 (WE Controlled, OE HIGH During	
Write) <sup>[13, 14]</sup>	7
Write Cycle No. 3 (WE Controlled, OE LOW)[13, 14]	8
Truth Table	8
Ordering Information	8
Package Diagram	
Document History PageSales, Solutions, and Legal Ir	
mation	. 10



## **Pin Configuration**



#### **Product Portfolio**

		V <sub>CC</sub> Range				Powe	r Di	ssipation	
Product				Speed	Operating	l <sub>CC</sub> (mA)	)	Standby	I <sub>SB2</sub> (μA)
					f = f <sub>max</sub>			Typ <sup>[1]</sup>	Max
	Min	Тур	Max		Typ <sup>[1]</sup>	Max		турст	IVIAX
CY62148BNLL	4.5 V	5.0V	5.5V	70 ns	12.5	20		4	20

#### Not

Document Number: 001-06517 Rev. \*E Page 3 of 10

<sup>1.</sup> Typical values are measured at  $V_{CC}$  = 5V,  $T_A$  = 25°C, and are included for reference only and are not tested or guaranteed.



#### **Maximum Ratings**

Exceeding the maximum rating may impair the device's useful life. User guidelines only and are not tested.

Storage Temperature .......—65°C to +150°C

Ambient Temperature with

Power Applied ......—55°C to +125°C

Supply Voltage on V<sub>CC</sub> to Relative GND ......—0.5V to +7.0V

DC Voltage Applied to Outputs

DC Voltage Applied to Outputs in High Z State  $^{[2]}$ ......-0.5V to  $V_{CC}$  +0.5V

DC Input Voltage <sup>[2]</sup>	0.5V to V <sub>CC</sub> +0.5V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage	2001V
(per MIL-STD-883, Method 3015)	
Latch Up Current	>200 mA

#### **Operating Range**

Range	Ambient Temperature <sup>[3]</sup>	V <sub>cc</sub>
Industrial	–40°C to +85°C	4.5V-5.5V


#### Electrical Characteristics Over the Operating Range

Dovernator	Description	Toot Conditions	(	CY62148BI	N	Unit
Parameter	Description	Test Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	1 <sub>OH</sub> = -1 mA	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA			0.4	٧
V <sub>IH</sub>	Input HIGH Voltage		2.2		V <sub>CC</sub> +0.3	٧
V <sub>IL</sub>	Input LOW Voltage		-0.3		0.8	٧
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$	<b>–</b> 1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_1 \le V_{CC}$ , Output Disabled	<b>–</b> 1		+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating	$f = f_{MAX} = 1/t_{RC}$ $l_{OUT} = 0 \text{ mA}$		12.5	20	mA
	Supply Current	$f = 1 \text{ MHz}$ $V_{CC} = \text{Max.},$		2.5		mA
I <sub>SB1</sub>	Automatic CE Power Down Current – TTL Inputs	$\begin{aligned} & \underset{V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{aligned}$			1.5	mA
I <sub>SB2</sub>	Automatic CE Power Down Current – CMOS Inputs	$\begin{aligned} &\text{Max. V}_{CC}, \overline{\text{CE}} \geq \text{V}_{CC} - 0.3\text{V}, \\ &\text{V}_{IN} \geq \text{V}_{CC} - 0.3\text{V}, \text{ or V}_{IN} \leq 0.3\text{V}, \text{ f = 0} \end{aligned}$		4	20	μΑ

## Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> – 5.0V	8	pF

#### **AC Test Loads and Waveforms**



#### Notes

- 2.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.
- 3. Ta is the "instant on" case temperature
- 4. Tested initially and after any design or process changes that may affect these parameters.

Document Number: 001-06517 Rev. \*E



## Switching Characteristics<sup>[5]</sup> Over the Operating Range

Parameter	Description	CY621	48BN	Unit
Parameter	Description	Min	Max	Unit
READ CYCLE		,		
t <sub>RC</sub>	Read Cycle Time	70		ns
t <sub>AA</sub>	Address to Data Valid		70	ns
t <sub>OHA</sub>	Data H <mark>old f</mark> rom Address Change	10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		25	ns
t <sub>PU</sub>	CE LOW to Power Up	0		ns
t <sub>PD</sub>	CE HIGH to Power Down		70	ns
WRITE CYCLE <sup>[8]</sup>				
twc	Write Cycle Time	70		ns
t <sub>SCE</sub>	CE LOW to Write End	60		ns
t <sub>AW</sub>	Address Setup to Write End	60		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	55		ns
t <sub>SD</sub>	Data Setup to Write End	30		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	5		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		25	ns
		·		

#### Notes

Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $l_{OL}/l_{OH}$  and 100-pF load capacitance.


At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.  $t_{HZOE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data setup and hold timing should be referenced to the leading edge of the signal that terminates the write.



## Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2.0			V
I <sub>CCDR</sub>	Data Retention Current	No input may exceed			20	μΑ
t <sub>CDR</sub> <sup>[4]</sup>	Chip Deselect to Data Retention Time	$V_{CC} + 0.3V$ $V_{CC} = V_{DR}$	0			ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time	$\frac{V_{CC}}{CE} = V_{DR}$ $CE > V_{CC} - 0.3V$ $V_{IN} > V_{CC} - 0.3V$ or $V_{IN} < 0.3V$	t <sub>RC</sub>			ns

#### **Data Retention Waveform**




## **Switching Waveforms**

**Read Cycle No. 1**[10, 11]



## Read Cycle No. 2 (OE Controlled)[11, 12]




- Full Device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 ms or stable at V<sub>CC(min)</sub> ≥ 100 ms.
   Device is continuously selected. OE, CE = V<sub>IL</sub>.
- 11. WE is HIGH for read cycle.
- 12. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.




## Switching Waveforms (continued)

## Write Cycle No. 1 (CE Controlled)[13]




# Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[13, 14]





## Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)[13, 14]



#### **Truth Table**

CE	OE	WE	I/O <sub>0</sub> –I/O <sub>7</sub>	Mode	Power
Н	Х	Χ	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

# **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
70	CY62148BNLL-70SXI	51-85081	32-lead (450-Mil) Molded SOIC (Pb-Free)	Industrial



## **Package Diagram**

Figure 1. 32-lead (450 Mil) Molded SOIC (51-85081)

32 LD (450 Mil) SOIC





#### **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of	Description of Change
			Change	
**	426504	See ECN	NXR	New Data Sheet
*A	485639	See ECN	VKN	Corrected the typo in the Array size in the Logic Block Diagram
*B	832320	See ECN	NXR	Removed Commercial Operating Range Removed 32-lead Reverse TSOP II package from product offering Corrected the test condition typo error in Electrical Characteristics table Updated Ordering information table
*C	2896152	03/18/2010	AJU	Removed inactive parts from Ordering Information. Added Table of Contents. Updated Packaging Information Updated links in Sales, Solutions, and Legal Information.
*D	2946367	06/07/2010	FSU	Removed unavailable parts.
*E	3094203	11/24/2010	RAME	The specified parts in the ordering information table are being pruned. Obsolete datasheet.

© Cypress Semiconductor Corporation, 2006-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-06517 Rev. \*E

Revised November 24, 2010

Page 10 of 10

PSoC Designer™ and Programmable System-on-Chip™ are trademarks and PSoC® and CapSense® are registered trademarks of Cypress Semiconductor Corporation. Purchase of I<sup>2</sup>C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors. All products and company names mentioned in this document may be the trademarks of their respective holders.