	NOTICE OF REVISION (NOR) THIS REVISION DESCRIBED BELOW HAS BEEN AUTHORIZED FOR THE DOCUMENT LISTED. 1. DATE (YYMMD) 97-01-15						
Public reporting burden for this collection is estimated to sources, gathering and maintaining the data needed, an estimate or any other aspect of this collection of informations and the standard of the source of	o average 2 hours per response, inc nd completing and reviewing the coll tion, including suggestions for redu	luding the time for reviewing instruction lection of information. Send comments cing this burden, to Department of Defe	s, searching existing data regarding this burden nse, Washington	2. PROCURING ACTIVITY NO.			
Public reporting burden for this collection is estimated to sources, gathering and maintaining the data needed, at estimate or any other aspect of this collection of information of the collection of the collection of information of the collection	rations and Reports, 1215 Jenerson on Project (0704-0188), Washington M TO EITHER OF THESE ADDRE RACT/ PROCURING ACTIVITY NU	i Davis Highway, Suite 1204, Anington, , DC 20503. SSED. RETURN COMPLETED FORM MBER LISTED IN ITEM 2 OF THIS FO	TO THE GOVERNMENT RM.	3. DODAAC			
4. ORIGINATOR	b. ADDRESS (Street, City, Defense Supply Center C		5. CAGE CODE 67268	6. NOR NO. 5962-R161-97			
a. TYPED NAME (First, Middle Initial, Last)	3990 East Broad Street Columbus, OH 43216-50	000	7. CAGE CODE 67268	8. DOCUMENT NO. 5962-88733			
9. TITLE OF DOCUMENT MICROCIRCUIT, DIGITAL, CMOS, 16 X		10. REVISION LET	TER	11. ECP NO.			
ACCUMULATOR, MONOLITHIC SILICO	DN	a. CURRENT C	b. NEW D				
12. CONFIGURATION ITEM (OR SYSTEM All	I) TO WHICH ECP APPLIES	S					
13. DESCRIPTION OF REVISION							
Sheet 1: Revisions ltr column; Revisions description of Revisions date column; Revision level block; Rev status of sheets; Sheet 4: Output short circuit of Revision level block; Revision level block	column; add "Changes in add "97-01-15". add "D". for sheets 1 and 4, add urent I_{0S} , delete "-3 m			te "-200 mA max".			
14. THIS SECTION FCR GOVERNMENT	JSE ONLY						
a. (X one) X (1) Existing docum	ent supplemented by the No	OR may be used in manufactu	re.				
(2) Revised docum	ent must be received before	e manufacturer may incorporat	e this change.				
(3) Custodian of m	aster document shall make	above revision and furnish rev	ised document.				
b. ACTIVITY AUTHORIZED TO APPROVE			First, Middle Initial, Las	t)			
DSCC-VAC			Monica L. Poelkir				
d. TITLE	e. SIGNAT	TURE		f. DATE SIGNED			
Chief, Custom Microelectronics		Monica L. Poelkin	g	(YYMMDD) 97-01-15			
15a. ACTIVITY ACCOMPLISHING REVIS	ON b. REVISION	ON COMPLETED (Signature)		c. DATE SIGNED (YYMMDD)			
DSCC-VAC	DSCC-VAC Larry T. Gauder						

DSCC-VAC

Larry T. Gauder

DATE (YYMMDD) **NOTICE OF REVISION (NOR)** Form Approved OMB No. 0704-0188 (See MIL-STD-480 for instructions) 92-12-17 This revision described below has been authorized for the document listed. Public reporting burden for this collection is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Information and Regulatory Affairs, Office of Management and Budget, Washington, DC 20503. 2. CAGE CODE 3. NOR NO. 1. ORIGINATOR NAME AND ADDRESS Defense Electronics Supply Center 67268 5962-R050-93 Dayton, Ohio 45444-5277 4. CAGE CODE 5. DOCUMENT NO.

6. TITLE OF DOCUMENT

MICROCIRCUIT, DIGITAL, CMOS, 16 X 16 BIT MULTIPLEXER ACCUMULATOR, MONOLITHIC SILICON

7. REVISION LETTER

(Current) B (New) C

5962-88733

8. ECP NO.

67268

9. CONFIGURATION ITEM (OR SYSTEM) TO WHICH ECP APPLIES

ΑII

10. DESCRIPTION OF REVISION

Sheet 1: Revisions ltr column; add "C"

Revisions description column; add "Changes in accordance with

NOR 5962-R050-93".

Revisions date column; add "92-12-17".

Revision level block change to 'C'

Rev status of sheets for sheets 1, 2, 10 to Rev 'C'

Sheet 2: Section 1.2.2 Case outline(s) add:

U P-AC (68-pin, 1.180" x 1.180" x .345"), pin grid array

Change from: Z P-BC (68-pin, 1.135" x 1.135" x .345"), pin grid array

to: Z P-BC (68-pin, 1.135" x 1.135" x .345"), pin grid array 3/

Add footnote: $\underline{3}$ / This package is inactive for new design.

Change revision level block to: "C"

Sheet 10: Figure 3. <u>Terminal connections</u> - Continued, change from: Case Z

to: Case U and Z

Change revision level block to: "C"

11. THIS SECTION FOR GOVERNMENT USE ONLY

a. CHECK ONE [X] EXISTING DOCUMENT SUPPLEMENTED BY THIS NOR MAY BE USED IN MANUFACTURE.	[] REVISED DOCUMENT MUST BE RECEIVED BEFORE MANUFACT MAY INCORPORATE THIS CHAI	
b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT DESC-ECS	SIGNATURE AND TITLE Monica L. Poelking Chief, Custom Microelectronics	DATE (YYMMDD) 92-12-17
12. ACTIVITY ACCOMPLISHING REVISION DESC-ECS	REVISION COMPLETED (Signature) Thomas M. Hess	DATE (YYMMDD) 92-12-17

DATE (YYMMDD) **NOTICE OF REVISION (NOR)** Form Approved OMB No. 0704-0188 (See MIL-STD-480 for instructions) 92 / 09 /15 This revision described below has been authorized for the document listed. Public reporting burden for this collection is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302, and to the Office of Information and Regulatory Affairs, Office of Management and Budget, Washington, DC 20503. 2. CAGE CODE 3. NOR NO. 1. ORIGINATOR NAME AND ADDRESS Defense Electronics Supply Center 67268 5962-R303-92 Dayton, Ohio 45444-5277 4. CAGE CODE 5. DOCUMENT NO. 67268 5962-88733 6. TITLE OF DOCUMENT 7. REVISION LETTER (Current) A MICROCIRCUIT, DIGITAL, CMOS, 16 x 16 BIT MULTIPLEXER ACCUMULATOR, (New) B MONOLITHIC SILICON 8. ECP NO. 5962-88733ECP-1

9. CONFIGURATION ITEM (OR SYSTEM) TO WHICH ECP APPLIES

10. DESCRIPTION OF REVISION

Sheet 1: Revisions ltr column; add "B"

Revisions description column; add "Changes in accordance with

NOR 5962-R303-92".

Revisions date column; add "92/09/15". Revision level block; change from "A" to "B"

Rev status of sheets; For sheets 1 and 4, change from "A" to "B"

Sheet 4: Table I, change $I_{\mbox{OS}}$ max limit from: -30 mA

to: -110 mA

Revision level block; Change from "A" to "B"

11. THIS SECTION FOR GOVERNMENT USE ONLY

a. CHECK ONE [X] EXISTING DOCUMENT SUPPLEMENTED BY THIS NOR MAY BE USED IN MANUFACTURE.	[] REVISED DOCUMENT MUST BE RECEIVED BEFORE MANUFACT MAY INCORPORATE THIS CHAI	
b. ACTIVITY AUTHORIZED TO APPROVE CHANGE FOR GOVERNMENT DESC-ECS	SIGNATURE AND TITLE MONICA POELKING Custom Microelectronics Branch Chief	DATE (YYMMDD) 92/09/15
12. ACTIVITY ACCOMPLISHING REVISION DESC-ECS	REVISION COMPLETED (Signature) Christopher A. Rauch	DATE (YYMMDD) 92-09-15

									REVISI	ONS			T							
LTR					for vei	DESCE	AGE CO	ODE (6					DATE (YR-MO-DA) 92-05-14				APPROVED Tim H. Noh			
А	Table types	1: She 02 & 0	et 5 for 03. Ed	the t _p	_{Hz} /t _{Pl} hanges	LZ char s throug	nge fror ghout.	m: 30 n	s maxi	mum fo	r devid	:e								
				THE	ODICIN	VAL FIF	DOT DA		- TUIC	DRAM	UNC L	IAC DE	EN DE	DI AC						
			<u> </u>	T	I	T	<u> </u>	<u> </u>	T	<u> </u>		<u> </u>	<u> </u>	<u> </u>	1					I
REV																				
SHEET			^	Δ.	Δ.															
REV SHEET	15	A 16	17	18	A 19															
REV STATUS	10	10	1 ''	REV		<u> </u>	A	A	A	A	A	A	A	A	А	А	A	A	A	A
OF SHEETS				SHE			1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREP	ARED B	SY CREEK	,					DE	FENS		CTROI				ΓER	
MICRO	NDAF OCIRC AWIN	CUIT			KED BY RAY N	, MONNIN	I									ОПО	43444	'		
THIS DRAWII FOR U		ALL	BLE		OVED B MICHA	BY NEL A FI	RYE								OS, 16 C SILIC		T MUL	TIPLIE	R	
AND AGEI DEPARTMEI	NCIES	OF TH		DRAW		PROVAI 8 Apr 89				SIZE		CAG	E COD			FΩ	60 (007	22	
AM	ISC N/A	٨		REVIS	ION LE	VEL A	\			Α			67268			59	02-	887	<u>აა</u>	
SHEET 1 OF 19																				

1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".
- 1.2 Part or Identifying Number (PIN). The complete PIN shall be as shown in the following example:

<u>5962-88733</u>	<u>01</u>	<u>X</u>	<u>X</u>
Drawing number	Device type	Case outline	Lead finish per
	(1.2.1)	(1.2.2)	MIL-M-38510

1.2.1 <u>Device type(s)</u>. The device type(s) shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Multiply time
01	See 6.7	16 x 16 multiplier accumulator	55 ns
02	See 6.7	16 x 16 multiplier accumulator	65 ns
03	See 6.7	16 x 16 multiplier accumulator	75 ns
04	See 6.7	16 x 16 multiplier accumulator	30 ns
05	See 6.7	16 x 16 multiplier accumulator	40 ns

1.2.2 Case outline(s). The case outline(s) shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline
T	See figure 1 (64-lead, .915" x .915" x .090"), leaded chip carrier package
Χ	D-13 (64-lead, 3.240" x .920" x .225"), dual-in-line package 1/
Υ	C-7 (68-terminal, .962" x .962" x .120"), square chip carrier
Z	P-BC (68-pin, 1.135" x 1.135" x .345"), pin grid array

1.3 Absolute maximum ratings.

Supply voltage range	-0.5 v DC to +7.0 V dc
DC voltage applied to outputs	
DC input voltage	-0.5 V dc to +7.0 V dc
DC output current	10 mA
Maximum power dissipation 2/	1.2 W
Lead temperature (soldering, 10 seconds)	+300° C
Thermal resistance, junction-to-case (Θ_{JC}):	
Case T	28° C/W 3/
Cases X, Y, and Z	See MIL-M-38510, appendix C
Junction temperature (T _{.l})	+175° C
Storage temperature range	

1.4 Recommended operating conditions.

Supply voltage (V _{CC})	 +4.5 V dc to +5.5 V dc
Ground voltage (GND)	 0 V dc
Input high voltage (V _{IH})	 2.0 V dc to 6.0 V dc
Input low voltage (V _{II})	 -0.5 V dc to +0.8 V dc
Case operating temperature range (T _C)	 -55° C to +125° C

^{1/} This package shall be in accordance with MIL-M-38510, appendix C, except configuration 2 is allowed and as specified on figure 2 herein.

 $[\]underline{2}$ / Must withstand the added P_D due to short circuit test, e.g., I_{OS}.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88733
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standard, and bulletin</u>. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510

- Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883

- Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
- 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein and figures 1 and 2.
- 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 3.
- 3.2.3 Truth tables. The truth tables shall be as specified on figure 4.
- 3.2.4 Input/output data formats. The input/output data formats shall be as specified on figure 5.
- 3.2.5 Logic diagram. The logic diagram shall be as specified on figure 6.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88733
		REVISION LEVEL A	SHEET 3

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	nbol Conditions <u>1</u> / -55° C ≤ T _C ≤ +125° C		Device types	Device Group A Subgroups		Limits		
		4.5 V ≤ V	4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified			Min	Max		
Output high voltage	V _{OH}	V _{CC} = 4.5 V, I	OH = -0.4 mA	All	1, 2, 3	2, 4		V	
Output low voltage	V _{OL}	V _{CC} = 4.5 V, I	OL = 4.0 mA		1, 2, 3		0.4	V	
Input high voltage	V _{IH}				1, 2, 3	2.0		V	
Input low voltage	V _{IL}				1, 2, 3		0.8	V	
Input leakage current	I _{IX}	$V_{CC} = 5.5$ GND $\leq V_{IN} \leq$	V _{CC}		1, 2, 3		+20	uA	
Output leakage current	l _{OZ}	_	V _{CC} = 5.5 V, OE = 2.0		1, 2, 3		+25	u	
Output short circuit current 2/	los	V _{CC} = 5.5 V, V _{OUT} = 0.5 V			1, 2, 3	-3	-30	mA	
Supply current	I _{CC1}	V _{CC} = 5.5 V,	V_{CC} = 5.5 V, $V_{IH} \le V_{IN} \le V_{CC}$ or GND $\le V_{IN} \le V_{IL}$, \overline{OE} = HIGH		1, 2, 3		30	mA	
(quiescent) <u>3</u> /		V_{CC} or GND $=$ OE = HIGH	$\leq V_{IN} \leq V_{IL}$,	04,05			50		
Supply current (quiescent) 3/	I _{CC2}	$V_{CC} = 5.5 \text{ V},$ $V_{CC} - 0.2 \text{ V} \le 0$ $\frac{GN}{OE} = HIGH$	$V_{IN} \le V_{CC}$ or 0.2 V,	All	1, 2, 3		25	mA	
Dynamic supply current 3/	I _{CC3}	V _{CC} = 5.5 V, f _{CLK} = 10 MH:	z, ŌE = HIGH		1, 2, 3		110	mA	
Input capacitance	C _{IN}	f = 1.0 Mhz V _{IN} = 0 V	V _{IN} = 0 V		4		10	pF	
Output capacitance	C _{OUT}	V _{CC} = 5.0 V See 4.3.1c	V _{IN} = 0 V		4		12	pF	
Bidirectional capacitance	C _{I/O}		V _{I/O} = 0 V		4		12	pF	
Functional testing		See 4.3.1d V _C	See 4.3.1d V _{CC} = 4.5 V, 5.5 V						

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88733
		REVISION LEVEL A	SHEET 4

TABLE I. Electrical performance characteristics.

Test Symbol		Conditions <u>1</u> / -55° C ≤ T _C ≤ +125° C	Device types	Group A Subgroups	Li	mits	Unit
		-55° C \leq T _C \leq $+125^{\circ}$ C $+125$	31	3 1	Min	Max	
Multiply accumulate time	t _{MA}	See figure 7 V _{CC} = 4.5 V	01 02 03 04 05	9,10,11		55 65 75 30 40	ns
Setup time	t _S		01 02,03 04 05	9,10,11	20 25 12 15		ns
Hold time	t _H		All	9,10,11	3		ns
Clock pulse width	t _{PW}		01 02,03 04 05	9,10,11	25 30 10 15		ns
Output clock to P	t _{PDP}		01 02,03 04 05	9,10,11		30 35 20 25	ns
Output clock to Y	t _{PDY}		01 02,03 04 05	9,10,11		30 35 20 25	ns
OEX , OEM to P; OEL to Y 4/ diasable time	^t PHZ ^t PLZ		01 02,03 04 05	9,10,11		30 35 20 25	ns
OEX , OEM to P;	^t PZH ^t PZL		01 02,03 04 05	9,10,11		30 35 20 25	ns
Relative hold time 5/	^t HCL		All	9,10,11	0		ns

<u>1</u>/


Guaranteed to the limit specified herein, if not tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88733
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 5

Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V and output loading of the specified I_{OL} , I_{OH} , and 40 pF load capacitance. For test purposes, not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. Guaranteed, if not tested, to the specified limits. <u>2</u>/

Two quiescent figures are given for different input voltage ranges. To calculate I_{CC} at any given clock frequency, use 30 mA + I_{CC} (ac), where I_{CC} (ac) = (8 mA/MHz) x clock frequency. Transition is measured at steady state high level -500 mV or steady state low level +500 mV on the output from the <u>3</u>/

<u>4</u>/ 1.5 V level on the input and output load B on figure 7.




Ltr	Dimensions		Notes	Ltr	Dimensions				Notes		
	Inches		Milimete	ers			Inches	es Milimeters		rs	
	Min	Max	Min	Max			Min	Max	Min	Max	
Α	.070	.090	1.78	2.29		D3	.505	.535	12.83	13.59	
A1	.060	.078	1.52	1.98		е	.050	60 BSC 1.27		3	
A2	.030	.045	0.76	1.14		Е	.885	.915	22.48	23.24	
b	.016	.020	0.41	0.51		E1	.075 RE	ΕF	1	.90	
С	.009	.012	0.23	0.30		E2	.750 BS	SC SC	19	9.05	
D	.885	.915	22.48	23.24		E3	.505	.535	12.83	13.59	
D1	.075 R	EF	1	.90	_	L	.350	.450	8.89	11.43	
D2	.075 B	SC	19	9.05		ND	,	16			4

Notes:

- 1. Dimensions are in inches.
- BSC Basic pin spacing between centers.
 ND is the number of leads per package side.

FIGURE 1. Case outline T (64-lead, leaded chip carrier package).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88733
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 6



Configuration 2

FIGURE 2. Case outline (64-pin, dual-in-line package)

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88733
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 7

Symbol		Notes				
	Inches		Milimete	Milimeters		
	Min	Max	Min	Max		
Α		.225		5.72		
b	.014	.023	0.36	0.58	8	
b ₁	.038	.065	0.97	1.65	2,8	
С	.008	.015	0.20	0.38	8	
D	-	3.24		82.30	4	
Е	.780	.820	19.81	20.83	4	
E ₁	.870	.920	22.10	23.37	7	
E ₂	.600		15.24			
E ₃	.050		1.27			


Symbol		Dimensions					
	Inches		Milimeter	Milimeters			
	Min	Max	Min	Max			
е	.100	BSC	2.54	BSC	5, 9,		
L	.125	.200	3.18	5.08			
L ₁	.150		3.81				
Q	.080	.110	2.03	2.79	3		
Q ₁	.020		0.51				
S		.110		2.54	6		
S ₁	.005		0.13		6		
а	0°	15°	0 °	15°			

NOTES:

- 1. Index area; a notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
- The minimum limit for dimension b₁ may be .023 (0.58 mm) for lead numbers 1, 32, 33, and 64 only.
 Dimension Q shall be measured from the seating plane to the base plane.
- 4. This dimension allows for off-center lid, meniscus and glass overrun.
- 5. The basic pin spacing is .100 (2.54 mm) between centerlines. Each lead centerline shall be located within ±.010 (0.25 mm) of its exact longitudinal position relative to leads 1 and 64.
- 6. Applies to all four corners. Lead numbers 1, 32, 33, and 64 shall apply.
- 7. Lead center when a is 0° . E_1 shall be measured at the centerline of the leads.
- 8. All leads: Increase maximum limit by .003 (0.08 mm) measured at the center of the flat, when lead finish A or B is applied.
- 9. Sixty-two places.
- 10. If this configuration is used, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.

FIGURE 2. Case outline (64-pin, dual-in-line package) - Continued.

SIZE **STANDARD** 5962-88733 Α MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER** REVISION LEVEL SHEET **DAYTON, OHIO 45444** Α 8



Case Z




FIGURE 3. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88733
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		A	10

Preload function table

				Output register		
PREL	OEX	OEM	OEL	XTP	MSP	LSP
0 0 0 0 0 0 0 0 1 1 1 1 1	0 0 0 0 1 1 1 1 0 0 0	0 0 1 1 0 0 1 1 0 0 1 1 1 0 0	0 1 0 1 0 1 0 1 0 1 0 1 0	Q Q Q Z Z Z Z Z Z Z Z PL PL PL	Q Q Z Z Q Z Z Z P L P L Z Z P L	Q z Q z Q z Z PL z PL z PL z
1	1	1	1	PL	PL	PL

Accumulator function table

PREL	ACC	SUB	Р	Operation
L	L	Х	Q	Load
L	Н	L	Q	Add
L	Н	Н	Q	Subtract
Н	Х	Х	PL	Preload

- Z = Output buffers at high impedance (disabled).
- Q = Output buffers at low impedance. Contents of output register available through output ports.
- PL = Output disabled. Preload data supplied to the output pins will be loaded into the output register at the rising edge of CLKP.

FIGURE 4. Truth tables.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A REVISION LEVEL A SHEET 11

INPUT FORMATS FRACTIONAL TWO'S COMPLEMENT INPUT 15 14 13 12 11 10 9 8 7 6 5 4 2 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 3 1 -2⁰ 2⁻¹ 2⁻² 2⁻³ 2⁻⁴ 2⁻⁵ 2⁻⁶ 2⁻⁷ 2⁻⁸ 2⁻⁹ 2⁻¹⁰ 2⁻¹¹ 2⁻¹² 2⁻¹³ 2⁻¹⁴ 2⁻¹⁵ 11 2⁻¹² 2⁻¹³ 2⁻¹⁴ 2⁻¹⁵ -2⁰ 2⁻¹ 2⁻² 2⁻³ 2⁻⁴ 2⁻⁵ 2⁻⁶ 2⁻⁷ 2⁻⁸ 2⁻⁹ 2⁻¹⁰ 2⁻¹⁰ (SIGN) (SIGN) INTEGER TWO'S COMPLEMENT INPUT 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 2 $-2^{15} \ 2^{14} \ 2^{13} \ 2^{12} \ 2^{11} \ 2^{10} \ 2^{9} \ 2^{8}$ -2^{15} 2^{14} 2^{13} 2^{12} 2^{11} 2^{10} 2^9 2^8 $2^2 2^1 2^0$ (SIGN) (SIGN) UNSIGNED FRACTIONAL INPUT X_{IN} Y_{IN} 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 2⁻¹ 2⁻² 2⁻³ 2⁻⁴ 2⁻⁵ 2⁻⁶ 2⁻⁷ 2⁻⁸ 2⁻⁹ 2⁻¹⁰ 2⁻¹¹ 2⁻¹² 2⁻¹³ 2⁻¹⁴ 2⁻¹⁵ 2⁻¹⁶ 2⁻¹ 2⁻² 2⁻³ 2⁻⁴ 2⁻⁵ 2⁻⁶ 2⁻⁷ 2⁻⁸ 2⁻⁹ 2⁻¹⁰ 2⁻¹¹ 2⁻¹² 2⁻¹³ 2-14 2-15 2-16 (SIGN) (SIGN) UNSIGNED INTEGER INPUT 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 3 2 1 2^{15} 2^{14} 2^{13} 2^{12} 2^{11} 2^{10} 2^{9} 2^{8} 2^{7} 2^{6} 2^{5} 2^{4} 2^{3} 2^{2} 2^{1} 2¹⁵ 2¹⁴ 2¹³ 2¹² 2¹¹ 2¹⁰ 2⁹ 2⁸ 2^{1} 2^{0} (SIGN) (SIGN) **OUTPUT FORMATS** TWO'S COMPLEMENT FRACTIONAL OUTPUT <u>XT</u>P 34 33 32 31 30 29 28 27 26 25 24 23 22 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 $-2^4 2^3 2^2$ 27 $2^{-28} 2^{-29} 2^{-30}$ 2-15 2-16 2-172-18 2-19 2-20 2-21 2-22 2-23 2-24 2-25 2-26 20 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 TWO'S COMPLEMENT INTEGER OUTPUT XTP MSP 34 33 32 31 30 29 28 27 26 25 24 23 22 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 4 3 2 1 $-2^{34}2^{33}2^{32}$ $2^3 2^2 2^1 2^0$ 231 230 229 228 227 226 225 224 223 222 221 220 219 218 217 216 215 214 213 212 211 210 29 **UNSIGNED FRACTIONAL OUTPUT** XTP MSP LSP 34 33 32 31 30 29 28 27 26 25 24 23 22 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2² 2¹ 2⁰ 2⁻¹ 2⁻² 2⁻³ 2⁻⁴ 2⁻⁵ 2⁻⁶ 2⁻⁷ 2⁻⁸ 2⁻⁹ 2⁻¹⁰ 2⁻¹¹ 2⁻¹² 2⁻¹³ 2⁻¹⁴ 2⁻¹⁵ 2⁻¹⁶ 2⁻¹⁷ 2⁻¹⁸ 2⁻¹⁹ 2⁻²⁰ 2⁻²¹ 2⁻²² 2⁻²³ 2⁻²⁴ 2⁻²⁵ 2⁻²⁶ 2⁻²⁷ 2⁻²⁸ 2⁹ 2⁻³⁰ 2⁻³¹ 2⁻³² UNSIGNED INTEGER OUTPUT XTP MSP LSP 34 33 32 31 30 29 28 27 26 25 24 23 22 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2¹⁵ 2¹⁴ 2¹³ 2¹² 2¹¹ 2¹⁰ 2⁹ 2⁸ 2⁷ 2⁶ 2⁵ $2^{34}2^{33}2^{32}$ 231 230 229 228 227 226 225 224 223 222 221 220 219 218 217216 $2^3 2^2 2^1 2^0$ FIGURE 5 Input/output data formats. STANDARD SIZE 5962-88733 Α MICROCIRCUIT DRAWING **DEFENSE ELECTRONICS SUPPLY CENTER** REVISION LEVEL SHEET **DAYTON, OHIO 45444** Α 12






FIGURE 6. Logic diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88733
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 13





LOAD CIRCUIT A

LOAD CIRCUIT B


Three-state

Test	v _X	Output waveform-measurement level
t _{PHZ}	0.0 V	V _{OH} 0.5 V _V
 t _{PLZ} 	2.6 V	0.5 V V _X
t _{PZH}	0.0 V	V _X V _{OH}
t _{PZL}	2.6 V	Vx ————————————————————————————————————


NOTE: Three-state tests utilize load circuit B all other tests utilized load circuit A.

FIGURE 7. Waveforms and test circuits.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88733
		REVISION LEVEL A	SHEET 14



PRELOAD TIMING DIAGRAM



THREE-STATE TIMING DIAGRAM




FIGURE 7. Waveforms and test circuits - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88733
		REVISION LEVEL A	SHEET 15

- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.7 herein).
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7 herein). The certificate of compliance submitted to DESC-ECC prior to listing a an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition B or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ} C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
- 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroup 4 (C_{IN} , C_{OUT} , and $C_{I/O}$ measurement) shall be measured only for the initial test and after changes which may affect input capacitance. A minimum sample size of 5 devices shall be required.
 - d. Subgroups 7 and 8 shall consist of verifying the functionality of the device. These tests form a part of the vendor's test tape and shall be maintained and available from the approved source of supply.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88733
		REVISION LEVEL A	SHEET 16

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition B or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ} C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*,2,3,7*,8,9
Group A test requirements (method 5005)	1,2,3,4,7,8,9,10,11
Groups C and D end-point electrical parameters (method 5005)	1,2,3

^{*} PDA applies to subgroups 1 and 7.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693. Engineering Change Proposal (Short Form).

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-88733
		REVISION LEVEL A	SHEET 17

- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECC, telephone (513) 296-6022.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8526.

6.6 Pin descriptions.

<u>Pin</u>	<u>I/O</u>	<u>Description</u>
X ₁₅₋₀	I	X input data. This 16-bit number may be interpreted as two's complement or unsigned magnitude.
Y ₁₅₋₀ (P ₁₅₋₀)	I/O	Y input data/LSP output data. This 16-bit number may be interpreted as two's complement or unsigned magnitude. The Y input port may be multiplexed with the LSP output (P ₁₅₋₀), and can also be used to preload the LSP register.
P ₃₄₋₃₂	I/O	Extended product (XTP) output data. This port is bidirectional. The extended product emerges through this port. The XTP register may also be preloaded through this port.
P ₃₁₋₁₆	I/O	MSP output data. This port is bidirectional. The most significant product emerges through this port. The MSP register may also be preloaded through this port.
P ₁₅₋₀	I/O	LSP output data. This port is bidirectional. The least significant product emerges through this port. The LSP register may also be preloaded through this port.
CLKX	1	X register clock. X input data are latched into the X-register at the rising edge of CLKX.
CLKY	1	Y register clock. Y input data are latched into the Y-register at the rising edge of CLKY.
CLKP	I	Product register clock. XTP, MSP, and LSP are latched into their respective registers at the rising edge of CLKP. If preload is selected, these registers are loaded with the preload data at the output pins via the bidirectional ports. If preload is not selected, these registers are loaded with the current accumulated product.
OEX	I	Output enable extended. When low, the extended product bidirectional port is enabled for output. When high, the output drivers are disabled (high impedance) and the XTP port may be used for preloading. See preload function table.
OEM	I	Output enable most. When low, the MSP bidirectional port is enabled for output. When high, the output drivers are disabled (high impedance) and the MSP port may be used for preloading See preload function table.
ŌEL	I	Output enable least. When low, the LSP bidirectional port is enabled for output. When high, the output drivers are disabled (high impedance) and the MSP port may be used for preloading See preload function table.

STANDARD		
MICROCIRCUIT DRAWING		
DEFENSE ELECTRONICS SUPPLY CENTER		
DAYTON, OHIO 45444		

SIZE A		5962-88733
	REVISION LEVEL A	SHEET 18

6.6 Pin descriptions. - continued

<u>Pin</u>	<u>I/O</u>	<u>Description</u>
PREL	I	Preload. When high, the three bidirectional ports may be used to preload data into the accumulator registor at the rising edge of CLKP. The three-state controls (\overline{OEX} , \overline{OEM} , \overline{OEL}) must be high to preload data. When low, the accumulated product is loaded into the accumulator/output register at the rising edge of CLKP. The output drivers must be enabled (\overline{OEX} , \overline{OEM} , \overline{OEL} must be low) for the accumulated product to be output. Ordinarily, PREL, \overline{OEX} , \overline{OEM} , and \overline{OEL} are tied together. See accumulator function table.
TC	I	Two's complement control. When high, the device is in two's complement mode, where the input and output data are interpreted as two's complement numbers. The device is in unsigned magnitude mode when TC is low. This control is loaded into the instruction register at the rising edge of CLKX + CLKY.
RND	I	Round control. When high, rounding is enabled and a "1" is added to the MSB of the LSP (P_{15}). When low, the product is unchanged. This control is loaded into the instruction register at the rising edge of CLKX + CLKY.
ACC	1	Accumulate control. When high, the accumulator/output register contents are added to or subtracted from the current product (XY) and this result is stored back into the accumulator/output register. When low, the product is loaded into the accumulator register, overwriting the current contents. This control is loaded into the instruction register at the rising edge of CLKX + CLKY. See accumulator function table.
SUB	I	Subtract control. When both ACC and SUB are high, the accumulator register contents are subtracted from the current product XY and this result is written back into the accumulator register. When ACC is high and SUB is low, the accumulator register contents and current product are summed, then written back to the accumulator register. This control is loaded into the instruction register at the rising edge of CLKX + CLKY. See accumulator function table.

6.7 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC.

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

STANDARD
MICROCIRCUIT DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A

REVISION LEVEL
A
SHEET
19

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 92-05-14

Approved sources of supply for SMD 5962-88733 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-ECC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Military drawing part number	Vendor CAGE number	Vendor similar part number 1/
5962-8873301TX	61772	IDT7210L55FB
5962-8873301XX	61772	IDT7210L55CB
5962-8873301XX	65786	CY7C510-55DMB
5962-8873301XX	65896	LMA1010DMB55
5962-8873301YX	65896	LMA2010KMB55
5962-8873301YX	65786	CY7C510-55LMB
5962-8873301ZX	65896	LMA1010GMB55
5962-88 3301ZX	61772	IDT7210L55GB
5962-8873301ZX	65786	CY7C510-55GMB
5962-8873302TX	61772	IDT7210L65FB
5962-8873302XX	65896	LMA1010DMB65
5962-8873302XX	61772	IDT7210L65CB
5962-8873302XX	65786	CY7C510-65DMB
5962-8873302YX	65896	LMA2010KMB65
5962-8873302YX	65786	CY7C510-65LMB
5962-8873302ZX	65896	LMA1010GMB65
5962-8873302ZX	61772	IDT7210L65GB
5962-8873302ZX	65786	CY7C510-65GMB
5962-8873303TX	61772	IDT7210L75FB
5962-8873303XX	61772	IDT7210L75CB
5962-8873303XX	65786	CY7C510-75DMB
5962-8873303XX	65896	LMA1010DMB75

See footnote at end of table.

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN - Continued.

Military drawing part number	Vendor CAGE number	Vendor similar part number 1/
5962-8873303YX 5962-8873303YX	65896 65786	LMA2010KMB75 CY7C510-75LMB
5962-8873303ZX 5962-8873303ZX 5962-8873303ZX	61772 65786 65896	IDT7210L75GB CY7C510-75GMB LMA1010GMB75
5962-8873304TX	61772	IDT7210L30FB
5962-8873304XX	61772	IDT7210L30GB
5962-8873304ZX	61772	IDT7210L30GB
5962-8873305TX	61772	IDT7210L40FB
5962-8873305XX	61772	IDT7210L40CB
5962-8873305ZX	61772	IDT7210L40GB

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>	Vendor name <u>and address</u>
51640	Integrated Device Technology, Incorporated 3236 Scott Boulevard San Clara, CA 95054
65786	Cypress Semiconductor Corporation 3901 North First Street Santa Clara, CA 95134-1599
65896	Logic Devices Incorporated 628 E. Evelyn Avenue Sunnyvale, CA 94086

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.