

HA-4902/883

Precision Quad Comparator

January 1989

Features

- This Circuit is Processed in Accordance to Mil-Std-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Fast Response Time (+25°C) 215ns (Max) 180ns (Typ)

- Single or Dual-Voltage Supply Operation
- Selectable Output Logic Levels
- Active Pull-Up/Pull-Down Output Circuit No External Resistors Required

Applications

- Threshold Detector
- Zero-Crossing Detector
- Window Detector
- Analog Interfaces for Microprocessors
- High Stability Oscillators
- Logic System Interface

Description


The HA-4902/883 is a monolithic, quad, precision comparator offering fast response time, low offset voltage, low offset current, and virtually no channel-to-channel crosstalk for applications requiring accurate, high speed, signal level detection. This comparator can sense signals at ground level while being operated from either single +5V supply (digital systems) or from dual supplies (analog networks) up to ±15V. The HA-4902/883 contains a unique current driven output stage which can be connected to logic system supplies (VLOGIC+ and VLOGIC-) to make the output levels directly compatible (no external components needed) with any standard logic or special system logic levels. In combination analog/digital systems, the design employed in the HA-4902/883 input and output stages prevents troublesome ground coupling of signals between analog and digital portions of the system.

This comparator's combination of features makes it an ideal component for signal detection and processing in data acquisition systems, test equipment, and microprocessor/analog signal interface network.


The HA-4902/883 is available in a 16 pin Ceramic DIP package and in a 20 pin Ceramic LCC package and is specified over the military, -55°C to +125°C, temperature range.

Pinouts

HA1-4902/883 (CERAMIC DIP)



HA4-4902/883 (CERAMIC LCC)



Specifications HA-4902/883

oltage Between V+ and V- Terminals	Thermal Information Piga θic Ceramic DIP Package 76°C/W 17°C/W Ceramic LCC Package 76°C/W 19°C/W Package Power Dissipation at +75°C 1.31W Ceramic DIP Package 1.32W Package Power Dissipation Derating Factor Above +75°C Package Power Dissipation Derating Factor Above +75°C Ceramic DIP Package 13.1mW/°C Ceramic LCC Package 13.1mW/°C
Recommended Operating Conditions Operating Temperature Range -55°C to +125°C Operating Supply Voltage ±15V	Logic Supply Voltage (VL+) +5\ Logic Reterence Voltage (VL−) 0\ CONTINUES CHARACTERISTICS

TABLE 1. D.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

ice Tested at: Supply Vo	rage = ±15V, V	L = 0V, Unless Otherwise			LIMITS		
	SYMBOL	CONDITIONS	GROUP A SUBGROUP	TEMPERATURE	MIN	MAX	UNITS
D.C. PARAMETERS	1		1	+25°C	-5	5	mV
Input Offset Voltage	ViO	V _{CM} = 0V, V _{OUT} = 1.4V See Note 3	2,3	+125°C, -55°C	-8	8	mV
			1	+25°C	-150	150	nA
Input Bias Current	+lB	$V_{CM} = 0V$	2,3	+125°C, -55°C	-200	200	ηA
			1	+25°C	-150	150	nΑ
	-IB	$V_{CM} = 0V$	2,3	+125°C,-55°C	-200	200	nA
			1	+25°C	-35	35	nA
Input Offset Current	10	V _{CM} = 0V	2,3	+125°C, -55°C	-45	45	nA
			1 1	+25°C	-0.5	0.5	mV
Input Sensitivity	INSEN	See Note 3 ISINK = 3mA	2,3	+125°C,-55°C	-0.6	0.6	mV
			1 1	+25°C	-	0.4	V
Output Voltage Levels			2,3	+125°C, -55°C	-	0.4	
	V _{OH}	ISOURCE = 3mA	1	+25°C	3.5		V
			2,3	+125°C, -55°C	3.5		V
			1	+25°C	3		mA
Output Current	ISINK		2,3	+125°C, -55°C	3	_	m.A
			1	+25°C		-3	m.A
			2,3	+125°C, -55°C	-	-3	m <i>f</i>
			1	+25°C		20	m.4
Supply Current	-lcc	V _{OUT} = V _{OL} , V _{OH}	2,3	+125°C, -55°C	-	20	m/
				+25°C	-	8	m
			2,3	+125°C, -55°C	Ē	10	m
		V Vau		+25°C	-	6	m
Logic Current	\ \\L	V _{OUT} = V _{OL} , V _{OH}	2,3	+125°C, -55°C	-	8	m

CAUTION: This device is sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.

TABLE 2. A.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

Table 2 Intentionally Left Blank. See A.C. Specifications on Table 3.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Characterized at: Supply Voltage = ±15V, V_L = GND, Unless Otherwise Specified.


					LIMITS		
PARAMETERS	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	MIN	MAX	UNITS
Response Time	t _{pd0}	+100mV Input Step, 10mV Overdrive	1,2	+25°C	-	200	ns
	tpd1	-100mV Input Step, -10mV Overdrive	1, 2	+25°C	-	215	ns
Common Mode	+CMR		1	+25°C	1	12.4	v
Range	-CMR		1	+25°C	-15	_	V

- NOTES: 1. Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested at final production. These parameters are lab characterized upon initial design release, or upon design changes. These parameters are guaranteed by characterization based upon data from multiple production runs which reflect lot to lot and within lot variation.
 - 2. F \approx 100Hz, duty cycle \approx 50%, inverting input driven, all unused inverting inputs tie to +5V.
 - Refer to enlarged area of test waveform A. Offset voltage is measured when V_{QUT} = 1.4V. Sensitivity is measured on the transition edge at 0.4V and 3.5V. Sensitivity is the change in differential input voltage required to change the output state. Sensitivity includes the effects of offset voltage, offset current, common mode rejection and voltage gain.


TABLE 4. ELECTRICAL TEST REQUIREMENTS


MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (SEE TABLES 1 & 2)		
Interim Electrical Parameters (Pre Burn-in)	1		
Final Electrical Test Parameters	1*, 2, 3		
Group A Test Requirements	1, 2, 3		
Groups C & D Endpoints	1		

^{*} PDA applies to Subgroup 1 only.





For Detailed Information, Refer to HA-4902/883 Test Tech Brief





3-177





Die Characteristics

DIE DIMENSIONS:

95 x 105 x 19 mils (2420 x 2670 x 483 µm)

METALLIZATION:

Type: Aluminum Thickness: 16kÅ ± 2kÅ

WORST CASE CURRENT DENSITY: 0.4 x 10⁵A/cm²

SUBSTRATE POTENTIAL (Powered Up): V-

GLASSIVATION:

Type: Nitride

Thickness: 7kÅ ± 0.7kÅ

TRANSISTOR COUNT: 137

PROCESS: Combination of Std. Linear and

MOS Dielectric Isolation

DIE ATTACH:


Material: Gold/Silicon Eutectic Alloy

Temperature: Ceramic DIP — 460°C (Max)

Ceramic LCC — 420°C (Max)

Metallization Mask Layout


HA-4902/883




NOTE: Bond Pad Numbers Correspond to 16 Pin Ceramic DIP Only.

Packaging †

16 PIN CERAMIC DIP





 INCREASE MAX LIMIT BY .003 INCHES MEASURED AT CENTER OF FLAT FOR SOLDER FINISH

LEAD MATERIAL: Type B

LEAD FINISH: Type A

PACKAGE MATERIAL: Ceramic, 90% Alumina

PACKAGE SEAL:


Material: Glass Frit Temperature: 450°C ± 10°C Method: Furnace Seal

INTERNAL LEAD WIRE:

Material: Aluminum Diameter: 1.25 Mil

Bonding Method: Ultrasonic COMPLIANT OUTLINE: 38510 D-2

20 PAD CERAMIC LCC



PAD MATERIAL: Type C
PAD FINISH: Type A
FINISH DIMENSION: Type A

PACKAGE MATERIAL: Multilayer Ceramic, 90% Alumina

PACKAGE SEAL:

NOTE: All Dimensions are Min Max , Dimensions are in inches.

Material: Gold/Tin (80/20)
Temperature: 320°C ± 10°C
Method: Furnace Braze

_

INTERNAL LEAD WIRE:

Material: Aluminum Diameter: 1.25 Mil

Bonding Method: Ultrasonic COMPLIANT OUTLINE: 38510 C-2

†Mil-M-38510 Compliant Materials, Finishes, and Dimensions.

3-181



HA-4902

DESIGN INFORMATION

Precision Quad Comparator


The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design aid only. These characteristics are not 100% tested and no product guarantee is implied. Typical Performance Curves Unless Otherwise Specified: TA = +25°C, VSUPPLY = ±15V, VLOGIC + = 5V, VLOGIC - = 0V INPUT OFFSET CURRENT vs. TEMPERATURE INPUT BIAS CURRENT vs. TEMPERATURE INPUT OFFSET CURRENT (nA) Æ INPUT BIAS CURRENT TEMPERATURE (OC) 100 125 -55 TEMPERATURE (OC) INPUT BIAS CURRENT vs. COMMON MODE INPUT VOLTAGE $(V_{DIFF} = 0V)$ (PA) BIAS CURRENT 40 NPUT 12 COMMON MODE INPUT VOLTAGE SUPPLY CURRENT vs. TEMPERATURE SUPPLY CURRENT vs. TEMPERATURE FOR ±15V SUPPLIES AND +5V LOGIC SUPPLY FOR SINGLE +5V OPERATION V+ =5.8V VLOGIC(+) VLOGIC(+) =5.0V VLOGIC(-) =GND VLOGIC(+) =5.0V VLOGIC(-) ×GND VDUT IPSL VOUT-I Vont (a,A) Vout IPS-Vout=I SUPPLY CURRENT IPS+ VOUT = IPC. VOUT IPSL Vout iPSL VOUT 25 50 TEMPERATURE (OC) TEMPERATURE (OC)

DESIGN INFORMATION (Continued)


The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design aid only. These characteristics are not 100% tested and no product guarantee is implied.

Typical Performance Curves Unless Otherwise Specified: $T_A = +25^{\circ}C$, $V_{SUPPLY} = \pm 15V$ $V_{LOGIC} + = 5V$, $V_{LOGIC} - = 0V$


RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES




RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES



MAXIMUM PACKAGE DISSIPATION vs. TAMBIENT



MAXIMUM POWER DISSIPATION vs. SUPPLY VOLTAGE (No Load Condition)



NOTE: Total Power Dissipation (TPD) is the sum of individual dissipation contributions of V+, V- and V_{LOGIC} shown in curves of Power Dissipation vs. Supply Voltages. The calculated TPD is then located on the graph of Maximum Alionable Package Dissipation vs. Ambient Temperature to determine ambient temperature operating limits imposed by the calculated TPD (See Performance Curves). For instance, the combination of ±15V, 5V, 0V (±V, VLOGIC + VLOGIC -) gives a TPD of 350mW, the combination ±15V, 0V gives a TPD of 450mW.

DESIGN INFORMATION (Continued)

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design aid only. These characteristics are not 100% tested and no product guarantee is implied.

TYPICAL PERFORMANCE CHARACTERISTICS

Device Characterized at: Supply Voltage = ±15V, V_L+ = 5V, V_L- = 0V, Unless Otherwise Specified.

PARAMETERS	CONDITIONS	темр	TYPICAL	DESIGN LIMIT	UNITS
Offset Voltage	Note 3	Full	0.5	Table 1	mV
		+25°C	50	Table 1	nA
Input Bias Current Input Offset Current		Full	90	Table 1	nA
		+25°C	10	Table 1	nA
		Full	20	Table 1	nA
A Concitivity	Note 3	Full	50	Table 1	μ۷
Input Sensitivity Output Level	V _{OL} ; I _{SINK} = 3mA	Full	0.15	Table 1	V
	V _{OH} ; I _{SOURCE} = 3mA	Full	4.3	Table 1	V
Supply Current	+Icc; Vout = Voh	Full	10	Table 1	mA
	+ICC; VOUT = VOL	Full	15	Table 1	mA
	-1CC; VOUT = VOH	Full	-6	Table 1	mA
	-ICC; VOUT = VOL	Full	-8	Table 1	mA
Logic Current	IL; VOUT = VOH	Full	2	Table 1	mA
	IL: VOUT = VOL	Full	4	Table 1	mA
Response Time	t _{pd0}	Full	150	Table 3	ns
nesponse time	t _{pd1}	Full	150	Table 3	ns

Applying The HA-4902 Comparator

Supply Connections

This device is exceptionally versatile in working with most available power supplies. The voltage applied to the V+ and V- terminals determines the allowable input signal range, while the voltage applied to the VL+ and VL- determines the output swing. In systems where dual analog supplies are available, these would be connected to V+ and V-, while the logic supply and return would be connected to VLOGIC + and VLOGIC -. The analog and logic supply commons can be connected together at one point in the system, since the comparator is immune to noise on the logic supply ground. A negative output swing may be obtained by connecting VL+ to ground and V_L- to a negative supply. Bipolar output swings (15Vp-p, max.) may be obtained using dual supplies. In systems where only a single logic supply is available (+5V to +15V), V+ and VLOGIC + may be connected together to the positive supply while V- and VLOGIC - are grounded. If an input signal could swing negative with respect to the Vterminal, a resistor should be connected in series with the input to limit input current to < 5mA since the C-B junction of the input transistor would be forward biased.

Unused Inputs

Inputs of unused comparator sections should be tied to a differential voltage source to prevent output "chatter"

(VDIFF \geq VIO). All unused inverting inputs may be tied to +5V and non-inverting inputs tied to ground.

Crosstalk

Simultaneous high frequency operation of all other channels in the package will not affect the output logic state of a given channel, provided that its differential input voltage is sufficient to define a given logic state ($\Delta V_{IN} \geq \pm V_{IO}$). Low level or high impedance input lines should be shielded from other signal sources to reduce crosstalk and interference.

Power Supply Decoupling

Decouple all power supply lines with $0.01\,\mu\text{F}$ ceramic capacitors to a ground line located near the package to reduce coupling between channels or from external sources.

Response Time

Fast rise time (< 200ns) input pulses of several volts amplitude may result in delay times somewhat longer than those illustrated for 100mV steps. Operating speed is optimized by limiting the maximum differential input voltage applied, with resistor-diode clamping networks.