

DATA SHEET

HM 65664

8 K x 8 ULTIMATE CMOS SRAM

FEATURES

- 300 AND 600 MILS WIDTH PACKAGE
- TTL COMPATIBLE INPUTS AND OUTPUTS
- ASYNCHRONOUS
- SINGLE 5 VOLT SUPPLY
- EQUAL CYCLE AND ACCESS TIME
- GATED INPUTS : NO PULL-UP/DOWN RESISTORS ARE REQUIRED

ACCESS TIME
MILITARY/INDUSTRIAL : 45/55ns (max)
COMMERCIAL : 45/55ns (max)
VERY LOW POWER CONSUMPTION
ACTIVE : 175.0 mW (Typ)
STANDBY : 2.0 μ W (Typ)
DATA RETENTION : 0.8 μ W (Typ)
WIDE TEMPERATURE RANGE :
 -55 TO +125°C

DESCRIPTION

The HM-65664 is a very/low power CMOS static RAM organized as 8192 x 8 bits. It is manufactured using the MHS high performance CMOS technology named super CMOS.


With this process, MHS is the first to bring the solution for applications where fast computing is as mandatory as low consumption, such as the aerospace electronics or the portable instruments PCs. Utilising an array of six transistors (6T) memory cells.

the HM-65664 combines an extremely low standby supply current (typical value = 0.1 μ A) with a fast access time at 45 ns over the full temperature range. The high stability of the 6T cell provides excellent protection against soft errors due to noise. Extra protection against heavy ions is given by the use of an epitaxial layer on a P substrate. The HM-65664 is processed following the test methods of MIL STD 883C.


PACKAGES

- Plastic 300 & 600 mils, 28 pins, DIL.
- Ceramic 600 mils, 28 pins, DIL.
- SO 300 mils, 28 pins, DIL.
- LCC, 32 pins.


LOGIC SYMBOL




Pinout DIL 28 pins (top view)



Pinout LCC 32 pins (top view)



BLOCK DIAGRAM



3

PIN NAMES

A0-A12 : Address inputs
I/O0-I/O7 : Input/Output
CS1 : Chip-Select 1
CS2 : Chip-Select 2

Vcc : Power
Gnd : Ground
OE : Output Enable
W : Write enable

TRUTH TABLE

CS 1	CS 2	OE	W	DATA-IN	DATA-OUT	MODE
H	X	X	X	Z	Z	Deselect
L	L	H	H	Z	Z	Read
L	L	H	X	X	X	Write
L	L	H	H	Z	Z	Output disable

L=low, H=high, X=H or L, Z=high impedance

ABSOLUTE MAXIMUM RATINGS

Supply voltage to GND potential : -0.5V to +7.0V
Input ou Output voltage applied : (Gnd - 0.3V) to (Vcc + 0.3V)
Storage temperature : -65°C to +150°C

OPERATING RANGE

	OPERATING VOLTAGE	OPERATING TEMPERATURE
Military (-2)	Vcc ± 10%	-55°C to +125°C
Industrial (-9)	Vcc ± 10%	-40°C to + 85°C
Commercial (-5)	Vcc ± 10%	0°C to + 70°C

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
Vcc	Supply voltage	4.5	5.0	5.5	V
Gnd	Ground	0.0	0.0	0.0	V
VIL (1)	Input low voltage	-0.3	0.0	0.8	V
VIH	Input high voltage	2.2	-	Vcc + 0.3V	V

Note 1 : VIL min = -0.3V or -1.0V pulse width 50 ns

CAPACITANCE

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
Cin (2)	Input capacitance	-	-	8	pF
Cout (2)	Output capacitance	-	-	8	pF

Note 2 : TA=25°C, f=1 MHz, Vcc=5.0V, these parameters are not tested

3

ELECTRICAL CHARACTERISTICS DC PARAMETER

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL	MAXIMUM	UNIT
I _{IK} (3)	Input leakage current	-1.0	-	1.0	μA
I _{OZ} (3)	Output leakage current	-1.0	-	1.0	μA
V _{OL} (4)	Output low voltage	-	-	0.4	V
V _{OH} (4)	Output high voltage	2.4	-	-	V

Note 3 : Gnd < V_{in} < V_{cc}, Gnd < V_{out} < V_{cc} Output disabled

Note 4 : V_{cc} min, I_{OL} = 4.0 mA, I_{OH} = -1.0 mA

CONSUMPTION FOR COMMERCIAL SPECIFICATION (-5):

SYMBOL	PARAMETER	65664 B-5	65664 S-5	65664 -5	65664 C-5	UNIT	VALUE
ICCSB (5)	Standby supply current	10	15	10	15	mA	max
ICCSB1 (6)	Standby supply current	1.0	100.0	1.0	100.0	μA	max
ICC (7)	Operating supply current	10	15	10	15	mA	max
ICCOPI (8)	Operating supply current	50	75	50	75	mA	max

3

CONSUMPTION FOR INDUSTRIAL SPECIFICATION (-9):

SYMBOL	PARAMETER	65664 B-9	65664 S-9	65664 -9	65664 C-9	UNIT	VALUE
ICCSB (5)	Standby supply current	15	20	15	20	mA	max
ICCSB1 (6)	Standby supply current	5.0	100.0	5.0	100.0	μA	max
ICC (7)	Operating supply current	15	20	15	20	mA	max
ICCOPI (8)	Operating supply current	75	100	75	100	mA	max

CONSUMPTION FOR MILITARY SPECIFICATION (-2):

SYMBOL	PARAMETER	65664 B-2	65664 S-2	65664 -2	65664 C-2	UNIT	VALUE
ICCSB (5)	Standby supply current	15	20	15	20	mA	max
ICCSB1 (6)	Standby supply current	50.0	500.0	50.0	500.0	μA	max
ICC (7)	Operating supply current	15	20	15	20	mA	max
ICCOPI (8)	Operating supply current	75	100	75	100	mA	max

Note 5 : CS1 > = V_{IH}, CS2 < = V_{IL}

Note 6 : CS1 > = V_{cc} - 0.3V, CS2 < = 0.3V, I_{out} = 0 mA

Note 7 : CS1 < = V_{IL}, CS2 > = V_{IH}, I_{out} = 0 mA, V_{in} = Gnd/V_{cc}

Note 8 : V_{cc} max, I_{out} = 0 mA, f = max, V_{in} = Gnd/V_{cc}


DATA RETENTION MODE

HS CMOS RAM's are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention :

1/ Chip select (CS) must be held high during data retention ; within V_{cc} to V_{cc} + 0.3V.

2/ Output Enable (OE) should be held high to keep the RAM outputs high impedance, minimizing power dissipation.
3/ CS and OE must be kept between V_{cc} + 0.3V and 70% of V_{cc} during the power up and power down transitions.
4/ The RAM can begin operation > 55 NS after V_{cc} reaches the minimum operating voltage (4.5V).

TIMING



3

DATA RETENTION CHARACTERISTICS:

PARAMETER	DESCRIPTION	MINIMUM	TYPICAL (9)	MAXIMUM	UNIT
VCCDR	V _{cc} for data retention	2.0	-	-	V
TCDR	Chip deselected to data retention time	0.0	-	-	ns
TR	Operation recovery time	TAVAV (10)	-	-	-
ICCDR1 (11)	Data retention current @ 2.0V : HM-65664 (B)-5 HM-65664 (B)-9 HM-65664 (B)-2 HM-65664S/C-5 HM-65664S/C-9 HM-65664S/C-2	-	0.1 0.1 0.1 0.1 0.1 0.1	1.0* 3.0* 20.0 30.0 30.0 200.0	μA
ICCDR2 (11)	Data retention current @ 3.0V : HM-65664 (B)-5 HM-65664 (B)-9 HM-65664 (B)-2 HM-65664S/C-5 HM-65664S/C-9 HM-65664S/C-2	-	0.3 0.3 0.3 0.3 0.3 0.3	1.0* 3.0* 30.0 50.0 50.0 300.0	μA

Note 9 : T_A = 25 °C

Note 10 : TAVAV = Read cycle time

Note 11 : CS = V_{cc}, V_{in} = Gnd/V_{cc}, this parameter is only tested to V_{cc} = 2V

ELECTRICAL CHARACTERISTICS AC PARAMETERS

AC CONDITIONS :
 Input pulse levels : Gnd to 3.0V
 Input rise : 5ns
 Input timing reference levels : 1.5V
 Output load : 1 TTL gate + 100 pF

WRITE CYCLE : Commercial specification

SYMBOL	PARAMETER	65664 B-5	65664 S-5	65664 -5	65664 C-5	UNIT	VALUE
TAAV	Write cycle time	45	45	55	55	ns	min
TAVWL	Address set-up time	0	0	0	0	ns	min
TAVWH	Address valid to end of write	45	45	55	55	ns	min
TDVWH	Data set-up time	15	15	20	20	ns	min
TEL1WH	CS1 low to write end	45	45	55	55	ns	min
TEH2WH	CS2 high to write end	45	45	55	55	ns	min
TWLOZ (12)	Write low to high Z	10	10	15	15	ns	max
TWLWH	Write pulse width	40	40	50	50	ns	min
TWHAX	Address hold to end of write	0	0	0	0	ns	min
TWHDX	Data hold time	0	0	0	0	ns	min
TWHQX (12, 13)	Write high to low Z	0	0	0	0	ns	min


Note 12 : The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
Note 13 : At any given temperature and voltage condition, TWHQX is less than TWLOZ for all devices. These parameters are sampled and not 100% tested.

3


WRITE CYCLE : Industrial and Military specification

SYMBOL	PARAMETER	65664 B-9/2	65664 S-9/2	65664 -9/2	65664 C-9/2	UNIT	VALUE
TAAV	Write cycle time	45	45	55	55	ns	min
TAVWL	Address set-up time	0	0	0	0	ns	min
TAVWH	Address valid to end of write	45	45	55	55	ns	min
TDVWH	Data set-up time	15	15	20	20	ns	min
TEL1WH	CS1 low to write end	45	45	55	55	ns	min
TEH2WH	CS2 high to write end	45	45	55	55	ns	min
TWLOZ (12)	Write low to high Z	10	10	15	15	ns	max
TWLWH	Write pulse width	40	40	50	50	ns	min
TWHAX	Address hold to end of write	0	0	0	0	ns	min
TWHDX	Data hold time	0	0	0	0	ns	min
TWHQX (12, 13)	Write high to low Z	0	0	0	0	ns	min

Write cycle 1 \bar{W} controlled (note 14)



Write cycle 2 CS1 controlled (note 14)



Note 14 : The internal write time of the memory is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write. Data out is high impedance if $\overline{OE} = \overline{V}H$.

3

READ CYCLE : Commercial specification

SYMBOL	PARAMETER	65664 B-5	65664 S-5	65664 -5	65664 C-5	UNIT	VALUE
TAVW	Write cycle time	45	45	55	55	ns	min
TAVOV	Address access time	45	45	55	55	ns	max
TAVOX	Address valid to low Z	5	5	10	10	ns	min
TEL1OV	Chip-select 1 access time	50	50	65	65	ns	max
TEH2OV	Chip-select 2 access time	50	50	65	65	ns	max
TEL1OX	CS1 low to low Z	5	5	10	10	ns	max
TEH2OX	CS2 low to low Z	5	5	10	10	ns	max
TEH1OZ (15)	CS1 high to high Z	45	45	55	55	ns	max
TEL2OZ (15)	CS2 low to high Z	45	45	55	55	ns	max
TGLOV	Output Enable access time	15	15	20	20	ns	max
TGLOX	OE low to low Z	15	15	20	20	ns	min
TGHQZ	OE high to high Z	10	10	20	20	ns	max


Note 15 : TEHQZ and TWLOZ are tested with C1 = 5 pF. Transition is measured ± 500 mV from steady state voltage.




READ CYCLE : Industrial and Military specification

SYMBOL	PARAMETER	65664 B-9/2	65664 S-9/2	65664 -9/2	65664 C-9/2	UNIT	VALUE
TAVW	Write cycle time	45	45	55	55	ns	min
TAVOV	Address access time	45	45	55	55	ns	max
TAVOX	Address valid to low Z	5	5	10	10	ns	min
TEL1OV	Chip-select 1 access time	50	50	65	65	ns	max
TEH2OV	Chip-select 2 access time	50	50	65	65	ns	max
TEL1OX	CS1 low to low Z	5	5	10	10	ns	max
TEH2OX	CS2 high to low Z	5	5	10	10	ns	max
TEH1OZ (15)	CS1 high to high Z	45	45	55	55	ns	max
TEL2OZ (15)	CS2 low to high Z	45	45	55	55	ns	max
TGLOV	Output Enable access time	15	15	20	20	ns	max
TGLOX	OE low to low Z	15	15	20	20	ns	min
TGHQZ	OE high to high Z	10	10	20	20	ns	max

Read cycle nb 1 : (notes 16, 17)



Read cycle nb 2 : (notes 16, 18)



Note 16 : \bar{V} is high for read cycle
 Note 17 : Device is continuously selected, CS1 - OE = VIL and CS2 = VIH
 Note 18 : Address valid prior to or coincident with CS transition low.



ORDERING INFORMATION


Package	Device type	Grade	Level
HM1	65664	B	-5
8kx8 Ultimate CMOS static RAM			
0 - Chip form 1 - Ceramic 28 pins 3 - Plastic 28 pins 300 mils			-5: Commercial -7: Commercial with BI. -9: Industrial -2: Military -8: Military with EI.
3E - Plastic 28 pins 600 mils			
4 - LCC 32 pins			
T - SOIC 28 pins			
		B: high speed/low current S: high speed/standard current Blank: standard speed/low current C: standard	

3

PACKAGE OUTLINE

For the packaging information, refer to next page.
 Package reference : Plastic DIL, 300 mils, 28 pins : X49
 Plastic DIL, 600 mils, 28 pins : X32
 Ceramic DIL, 600 mils, 28 pins : C32
 SOIC DIL, 300 mils, 28 pins : TBD
 LCC rectangular, 32 pins : L19

BURN-IN SCHEMATICS



VCC = 5V (-0, +0.5)
 R = 1 Kohm per pin
 F0 = 50 KHz ± 20%

ART6 / 01-9539

3-32



**HIGH SPEED
CMOS SRAM**

4



4-1