


**POWER MOSFET
 SURFACE MOUNT (SMD-1)**

**IRFNG40
 1000V, N-CHANNEL
 HEXFET[®] MOSFET TECHNOLOGY**

Product Summary

Part Number	R _{DS(on)}	I _D
IRFNG40	3.5Ω	3.9A

HEXFET[®] MOSFET technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry design achieves very low on-state resistance combined with high transconductance. HEXFET transistors also feature all of the well-established advantages of MOSFETs, such as voltage control, very fast switching, ease of paralleling and electrical parameter temperature stability. They are well-suited for applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers, high energy pulse circuits, and virtually any application where high reliability is required. The HEXFET transistor's totally isolated package eliminates the need for additional isolating material between the device and the heatsink. This improves thermal efficiency and reduces drain capacitance.



Features:

- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Electrically Isolated
- Dynamic dv/dt Rating
- Surface mount
- Light-weight

Absolute Maximum Ratings

	Parameter		Units
I _D @ V _{GS} = 10V, T _C = 25°C	Continuous Drain Current	3.9	A
I _D @ V _{GS} = 10V, T _C = 100°C	Continuous Drain Current	2.5	
I _{DM}	Pulsed Drain Current ①	15.6	
P _D @ T _C = 25°C	Max. Power Dissipation	125	W
	Linear Derating Factor	1.0	W/°C
V _{GS}	Gate-to-Source Voltage	±20	V
EAS	Single Pulse Avalanche Energy ②	530	mJ
I _{AR}	Avalanche Current ①	3.9	A
EAR	Repetitive Avalanche Energy ①	12.5	mJ
dv/dt	Peak Diode Recovery dv/dt ③	1.0	V/ns
T _J	Operating Junction	-55 to 150	°C
T _{STG}	Storage Temperature Range		
	Package Mounting Surface Temperature	300(for 5 seconds)	
	Weight	2.6 (Typical)	g

For footnotes refer to the last page

Electrical Characteristics @ T_j = 25°C (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
B _V D _{SS}	Drain-to-Source Breakdown Voltage	1000	—	—	V	V _{GS} = 0V, I _D = 1.0mA
ΔB _V D _{SS} /ΔT _J	Temperature Coefficient of Breakdown Voltage	—	1.4	—	V/°C	Reference to 25°C, I _D = 1.0mA
R _D S(on)	Static Drain-to-Source On-State Resistance	—	—	3.5	Ω	V _{GS} = 10V, I _D = 2.5A V _{GS} = 10V, I _D = 3.9A ④
		—	—	4.2		
V _{GS(th)}	Gate Threshold Voltage	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250μA
g _{fs}	Forward Transconductance	3.3	—	—	S (r)	V _{DS} > 15V, I _{DS} = 2.5A ④
I _{DSS}	Zero Gate Voltage Drain Current	—	—	25	μA	V _{DS} = 800V, V _{GS} = 0V V _{DS} = 800V, V _{GS} = 0V, T _J = 125°C
		—	—	250		
I _{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	V _{GS} = 20V V _{GS} = -20V
I _{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		
Q _g	Total Gate Charge	—	—	120	nC	V _{GS} = 10V, I _D = 3.9A V _{DS} = 500V
Q _{gs}	Gate-to-Source Charge	—	—	12		
Q _{gd}	Gate-to-Drain ('Miller') Charge	—	—	66		
t _{d(on)}	Turn-On Delay Time	—	—	30	ns	V _{DD} = 500V, I _D = 3.9A, V _{GS} = 10V, R _G = 9.1Ω
t _r	Rise Time	—	—	50		
t _{d(off)}	Turn-Off Delay Time	—	—	170		
t _f	Fall Time	—	—	50		
L _S + L _D	Total Inductance	—	4.0	—	nH	Measured from the center of drain pad to center of source pad.
C _{iss}	Input Capacitance	—	1700	—	pF	V _{GS} = 0V, V _{DS} = 25V f = 1.0MHz
C _{oss}	Output Capacitance	—	250	—		
C _{rss}	Reverse Transfer Capacitance	—	100	—		





Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I _S	Continuous Source Current (Body Diode)	—	—	3.9	A	T _j = 25°C, I _S = 3.9A, V _{GS} = 0V ④
I _{SM}	Pulse Source Current (Body Diode) ①	—	—	15.6		
V _{SD}	Diode Forward Voltage	—	—	1.8	V	T _j = 25°C, I _F = 3.9A, di/dt ≤ 100A/μs
t _{rr}	Reverse Recovery Time	—	—	1000	nS	V _{DD} ≤ 50V ④
Q _{RR}	Reverse Recovery Charge	—	—	5.6	μC	
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
R _{thJC}	Junction-to-Case	—	—	1.0	°C/W	

For footnotes refer to the last page






Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform





Fig 13b. Gate Charge Test Circuit

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = 50V$, starting $T_J = 25^\circ C$, $L = 69mH$
 Peak $I_L = 3.9A$, $V_{GS} = 10V$
- ③ $I_{SD} \leq 3.9A$, $di/dt \leq 100A/\mu s$,
 $V_{DD} \leq 1000V$, $T_J \leq 150^\circ C$
- ④ Pulse width $\leq 300 \mu s$; Duty Cycle $\leq 2\%$

Case Outline and Dimensions — SMD-1



NOTES:

- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: INCH.
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- ④ DIMENSION INCLUDES METALLIZATION FLASH.
- ⑤ DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

PAD ASSIGNMENTS

- 1- DRAIN
- 2- GATE
- 3- SOURCE