



## 3.3-V / 5-V HIGH-SPEED DIGITAL ISOLATORS

Check for Samples: ISO721, ISO721M, ISO722, ISO722M

#### **FEATURES**

- 4000-V<sub>(peak)</sub> Isolation, 560-V<sub>peak</sub> V<sub>IORM</sub>
  - UL 1577, IEC 60747-5-2 (VDE 0884, Rev. 2)
     IEC 61010-1, IEC 60950-1 and CSA
     Approved
  - 50 kV/µs Transient Immunity, Typical
- Signaling Rate 0 Mbps to 150 Mbps
  - Low Propagation Delay
  - Low Pulse Skew (Pulse-Width Distortion)
- Low-Power Sleep Mode
- High Electromagnetic Immunity
- Low Input-Current Requirement
- Failsafe Output
- Drop-In Replacement for Most Opto and Magnetic Isolators

#### **APPLICATIONS**


- Industrial Fieldbus
  - Modbus
  - Profibus
  - DeviceNet™ Data Buses
  - Smart Distributed Systems (SDS™)
- Computer Peripheral Interface
- Servo Control Interface
- Data Acquisition

#### DESCRIPTION

The ISO721, ISO721M, ISO722, and ISO722M are digital isolators with a logic input and output buffer separated by a silicon dioxide (SiO<sub>2</sub>) insulation barrier. This barrier provides galvanic isolation of up to 4000 V. Used in conjunction with isolated power supplies, these devices prevent noise currents on a data bus or other circuits from entering the local ground, and interfering with or damaging sensitive circuitry.

A binary input signal is conditioned, translated to a balanced signal, then differentiated by the capacitive isolation barrier. Across the isolation barrier, a differential comparator receives the logic transition information, then sets or resets a flip-flop and the output circuit accordingly. A periodic update pulse is sent across the barrier to ensure the proper dc level of the output. If this dc-refresh pulse is not received for more than 4  $\mu$ s, the input is assumed to be unpowered or not being actively driven, and the failsafe circuit drives the output to a logic-high state.

#### **FUNCTION DIAGRAM**



M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SDS is a trademark of Honeywell.

DeviceNet is a trademark of Open Devicenet Vendors Association, Inc.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### **DESCRIPTION (CONTINUED)**

The symmetry of the dielectric and capacitor within the integrated circuitry provides for close capacitive matching, and allows fast transient voltage changes between the input and output grounds without corrupting the output. The small capacitance and resulting time constant provide for fast operation with signaling rates<sup>(1)</sup> from 0 Mbps (dc) to 100 Mbps for the ISO721/ISO722, and 0 Mbps to 150 Mbps with the ISO721M/ISO722M.

These devices require two supply voltages of 3.3-V, 5-V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply and all outputs are 4-mA CMOS.


The ISO722 and ISO722M devices include an active-low output enable that when driven to a high logic level, places the output in a high-impedance state and turns off internal bias circuitry to conserve power.

Both the ISO721 and ISO722 have TTL input thresholds and a noise filter at the input that prevent transient pulses of up to 2 ns in duration from being passed to the output of the device.

The ISO721M and ISO722M have CMOS  $V_{CC}/2$  input thresholds, but do not have the noise-filter and the additional propagation delay. These features of the ISO721M also provide for reduced-jitter operation.

The ISO721, ISO721M, ISO722, and ISO722M are characterized for operation over the ambient temperature range of –40°C to 125°C.

(1) The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).



#### **AVAILABLE OPTIONS**

PRODUCT	OUTPUT ENABLED	INPUT THRESHOLDS	NOISE FILTER	PACKAGE <sup>(1)</sup>	MARKED AS	ORDERING NUMBER				
				D-8		ISO721D (rail)				
100704	NO	TT1	YES	D-6	100704	ISO721DR (reel)				
ISO721	NO	TTL	YES	DUB-8	ISO721	ISO721DUB (rail)				
			DOB-6					ISO721DUBR (reel)		
ISO721M	NO	CMOS	NO	Б.0	IS721M	ISO721MD (rail)				
150721101	NO	CIVIOS	NO D-8		CIVIOS INO D-8 IS		CIVICO		15721W	ISO721MDR (reel)
ISO722	YES	TTL	YES	D-8	ISO722	ISO722D (rail)				
150722	150	IIL	169	D-6	150722	ISO722DR (reel)				
10070014	VEC	CMOS	NO	D.o.	ICZOOM	ISO722MD (rail)				
ISO722M	YES	CMOS	NO	D-8	IS722M	ISO722MDR (reel)				

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.



#### **Table 1. REGULATORY INFORMATION**

VDE	CSA	UL
Certified according to IEC 60747-5-2	Approved under CSA Component Acceptance notice: CA-5A	Recognized under 1577 Component Recognition Program <sup>(1)</sup>
File number: 40016131	File number: 1698195	File number: E181974

<sup>(1)</sup> Production tested  $\geq$  3000 V<sub>RMS</sub> for 1 second in accordance with UL 1577.

### ABSOLUTE MAXIMUM RATINGS(1)

					UNIT
$V_{CC}$	Supply voltage (2),	V <sub>CC1</sub> , V <sub>CC2</sub>			–0.5 V to 6 V
VI	Voltage at IN, OU	–0.5 V to 6 V			
Io	Output current	±15 mA			
TCD.	Electrostatic	Human-body model	JEDEC Standard 22, Test Method A114-C.01	All ning	±2 kV
ESD discharge		Charged-device model	JEDEC Standard 22, Test Method C101	All pins	±1 kV
TJ	Maximum junction temperature				170°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

			MIN	TYP MAX	UNIT	
V <sub>CC</sub>	Supply voltage <sup>(1)</sup> , V <sub>CC1</sub> , V <sub>CC2</sub>		3	5.5	V	
$I_{OH}$	Output current			4	mA	
I <sub>OL</sub>	Output current		-4		IIIA	
	lanut nules duration	ISO72x	10		20	
t <sub>ui</sub>	Input pulse duration	ISO72xM	6.67		ns	
V <sub>IH</sub>	High-level input voltage (IN, EN)	ISO72x	2	V <sub>CC</sub>	V	
$V_{IL}$	Low-level input voltage (IN, EN)	15072X	0	0.8	V	
V <sub>IH</sub>	High-level input voltage (IN, EN)	IOS72xM	0.7 V <sub>CC</sub>	V <sub>CC</sub>	V	
V <sub>IL</sub>	Low-level input voltage (IN, EN)	IOS/2XIVI	0	0.3 V <sub>CC</sub>	V	
T <sub>J</sub>	Junction temperature	See the Thermal Characteristics table		150	°C	
Н	External magnetic field intensity per certification		1000	A/m		

<sup>(1)</sup> For the 5-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For the 3-V operation,  $V_{CC1}$  or  $V_{CC2}$  is specified from 3 V to 3.6 V.

<sup>(2)</sup> All voltage values except differential I/O bus voltages are with respect to network ground terminal and are peak voltage values. Vrms values are not listed in this publication.



# INSULATION CHARACTERISTICS(1)

	PARAMETER	TEST CONDITIONS	SPECIFICATIONS	UNIT
V <sub>IORM</sub>	Maximum working insulation voltage		560	Vpeak
		After Input/Output Safety Test Subgroup 2/3 $V_{PR} = V_{IORM} \times 1.2$ , $t = 10 \text{ s}$ , Partial discharge < 5 pC	672	Vpeak
$V_{PR}$	Input to output test voltage	Method a, $V_{PR} = V_{IORM} \times 1.6$ , Type and sample test with t = 10 s, Partial discharge < 5 pC	896	Vpeak
		Method b1, $V_{PR} = V_{IORM} \times 1.875$ , 100% production test with t = 1 s, Partial discharge < 5 pC	1050	Vpeak
$V_{IOTM}$	Transient overvoltage	t = 60 s	4000	Vpeak
1/	la eletion velta en man I II	V <sub>TEST</sub> = V <sub>ISO</sub> , t = 60 s (qualification)	3535 / 2500	\
V <sub>ISO</sub>	Isolation voltage per UL	$V_{TEST} = 1.2 \times V_{ISO}, t = 1 \text{ s } (100\% \text{ production})^{(2)}$	4242 / 3000	Vpeak/Vrms
R <sub>S</sub>	Insulation resistance	V <sub>IO</sub> = 500 V at T <sub>S</sub>	>10 <sup>9</sup>	Ω
	Pollution degree		2	

<sup>(1)</sup> Climatic classification 40/125/21

<sup>(2)</sup> Based on lifetime curve (see the *High-Voltage Lifetime of the ISO72x Family of Digital Isolators* application report, SLLA197); these devices can withstand 4242 Vpeak / 3000 Vrms for > 10,000 s at 150°C.



# ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> and V<sub>CC2</sub> 5-V<sup>(1)</sup> OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAME	TER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
	M	Quiescent	)/ )/ ===0.\/			0.5	1	^
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC} \text{ or } 0 \text{ V},$	no load		2	4	mA
		ISO722/722M Sleep Mode	)/ )/ ===0.\/	EN at V <sub>CC</sub>			200	μΑ
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	Quiescent	$V_I = V_{CC}$ or 0 V, No load	EN at 0 V or ISO721/721M		8	12	mA
		25 Mbps	$V_I = V_{CC}$ or 0 V,	no load		10	14	
V	V LPsh lood substantialism		I <sub>OH</sub> = -4 mA, See Figure 1		V <sub>CC</sub> - 0.8	4.6		V
V <sub>OH</sub>	High-level output voltage	gn-level output voltage		ee Figure 1	V <sub>CC</sub> - 0.1	5		V
.,	Landan dan dan dan dan dan dan dan dan da		I <sub>OL</sub> = 4 mA, See Figure 1			0.2	0.4	٧
$V_{OL}$	Low-level output voltage		I <sub>OL</sub> = 20 μA, See Figure 1			0	0.1	
V <sub>I(HYS)</sub>	Input voltage hysteresis					150		mV
I <sub>IH</sub>	High-level input current		EN, IN at 2 V				10	
I <sub>IL</sub>	Low-level input current		EN, IN at 0.8 V		-10			μΑ
I <sub>OZ</sub>	High-impedance output current	ISO722, ISO722M	EN, IN at V <sub>CC</sub>				1	μΑ
C <sub>I</sub>	C <sub>I</sub> Input capacitance to ground		IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$			1		pF
CMTI	Common-mode transient	immunity	$V_I = V_{CC}$ or 0 V,	See Figure 5	25	50		kV/μs

<sup>(1)</sup> For 5-V operation,  $V_{CC1}$  and  $V_{CC2}$  are specified from 4.5 V to 5.5 V.

## SWITCHING CHARACTERISTICS: $V_{CC1}$ and $V_{CC2}$ 5-V OPERATION

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level of	output			13	17	24	ns
t <sub>PHL</sub>	Propagation delay, high-to-low-level of	output	ISO72x		13	17	24	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>			EN at 0 V,		0.5	2	ns
t <sub>PLH</sub>	Propagation delay, low-to-high-level of	output		See Figure 1	8	10	16	ns
t <sub>PHL</sub>	Propagation delay, high-to-low-level of	output	ISO72xM		8	10	16	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>					0.5	1	ns
t <sub>sk(pp)</sub> (1)	Part-to-part skew					0	3	ns
t <sub>r</sub>	Output signal rise time			EN at 0 V,		1		
t <sub>f</sub>	Output signal fall time			See Figure 1		1		ns
t <sub>pHZ</sub>	Sleep-mode propagation delay, high-level-to-high-mpedance output			See Figure 2	6	8	15	ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output		ISO722	Gee Figure 2	3.5	4	8	μS
$t_{pLZ}$	Sleep-mode propagation delay, low-level-to-high-impedance output		ISO722M		5.5	8	15	ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output			See Figure 3	4	5	8	μS
t <sub>fS</sub>	Failsafe output delay time from input	power loss	•	See Figure 4		3		μS
			100-Mbps I	NRZ data input, See Figure 6		2		
	Back to analysis are ""	ISO72x	100-Mbps unrestricted bit run length data input, See Figure 6			3		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		150-Mbps I	NRZ data input, See Figure 6		1		ns
		ISO72xM	150-Mbps u	unrestricted bit run length data Figure 6		2		

<sup>(1)</sup>  $t_{sk(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



# ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> at 5-V, V<sub>CC2</sub> at 3.3-V<sup>(1)</sup> OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMET	ER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
	\/	Quiescent	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			0.5	1	A
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC} \text{ or } 0 \text{ V}, I$	no load		2	4	mA
		ISO722/722M Sleep mode	$V_I = V_{CC}$ or 0 V,	EN at V <sub>CC</sub>			150	μΑ
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	Quiescent	ISO	EN at 0 V or ISO721/721M		4	6.5	mA
		25 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, no load			5	7.5	
V	V I Pale lavel autout valle or		I <sub>OH</sub> = -4 mA, See	I <sub>OH</sub> = -4 mA, See Figure 1		3		V
$V_{OH}$	High-level output voltage		$I_{OH} = -20 \mu A, Se$	$I_{OH} = -20 \mu A$ , See Figure 1		3.3		V
\ <i>I</i>	Law lawal awtawt waltawa		I <sub>OL</sub> = 4 mA, See	I <sub>OL</sub> = 4 mA, See Figure 1		0.2	0.4	
$V_{OL}$	Low-level output voltage		$I_{OL} = 20 \mu A$ , See	I <sub>OL</sub> = 20 μA, See Figure 1		0	0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis					150		mV
I <sub>IH</sub>	High-level input current		EN, IN at 2 V				10	μΑ
I <sub>IL</sub>	Low-level input current		EN, IN at 0.8 V	EN, IN at 0.8 V				μΑ
I <sub>OZ</sub>	High-impedance output current	ISO722, ISO722M	EN, IN at V <sub>CC</sub>				1	μΑ
C <sub>I</sub>	Input capacitance to groun	nd	IN at $V_{CC}$ , $V_I = 0$ .	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transient i	immunity	$V_I = V_{CC}$ or 0 V,	See Figure 5	25	40		kV/μs

<sup>(1)</sup> For 5-V operation, V<sub>CC1</sub> is specified from 4.5 V to 5.5 V. For 3.3-V operation, V<sub>CC2</sub> is specified from 3 V to 3.6 V.

# SWITCHING CHARACTERISTICS: V<sub>CC1</sub> at 5-V, V<sub>CC2</sub> at 3.3-V OPERATION

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level of	output			15	19	30	ns
t <sub>PHL</sub>	Propagation delay , high-to-low-level	output	ISO72x		15	19	30	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>			EN at 0 V,		0.5	3	ns
t <sub>PLH</sub>	Propagation delay, low-to-high-level of	output		See Figure 1	10	12	20	ns
t <sub>PHL</sub>	Propagation delay, high-to-low-level of	output	ISO72xM		10	12	20	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>					0.5	1	ns
t <sub>sk(pp)</sub> (1)	Part-to-part skew					0	5	ns
t <sub>r</sub>	Output signal rise time			EN at 0 V,		2		ns
t <sub>f</sub>	Output signal fall time			See Figure 1		2		ns
t <sub>pHZ</sub>	Sleep-mode propagation delay, high-level-to-high-mpedance output			See Figure 2	7	11	25	ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output		ISO722	See Figure 2	4.5	6	8	μS
t <sub>pLZ</sub>	Sleep-mode propagation delay, low-level-to-high-impedance output		ISO722M		7	13	25	ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output			See Figure 3	4.5	6	8	μS
t <sub>fs</sub>	Failsafe output delay time from input	power loss		See Figure 4		3		μS
			100-Mbps I	NRZ data input, See Figure 6		2		
	Deal to made our name ""	ISO72x	100-Mbps unrestricted bit run length data input, See Figure 6			3		l
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		150-Mbps I	NRZ data input, See Figure 6		1		ns
		ISO72xM				2		

<sup>(1)</sup> t<sub>sk(PP)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



# ELECTRICAL CHARACTERISTICS: V<sub>CC1</sub> at 3.3-V, V<sub>CC2</sub> at 5-V<sup>(1)</sup> OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAMET	TER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
	\/	Quiescent	\\ \\ a=0\\	- 1		0.3	0.5	A
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC} \text{ or } 0 \text{ V, r}$	10 10aa		1	2	mA
	SI	ISO722/722M Sleep mode	$V_I = V_{CC}$ or 0 V,	EN at V <sub>CC</sub>			200	μΑ
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	Quiescent	ISO	EN at 0 V or ISO721/721M		8	12	mA
		25 Mbps	V <sub>I</sub> = V <sub>CC</sub> or 0 V, No load			10	14	Ī
V	V Hala laval autorit valta va		I <sub>OH</sub> = -4 mA, See Figure 1		V <sub>CC</sub> - 0.8	4.6		V
V <sub>OH</sub>	High-level output voltage		$I_{OH} = -20 \mu A$ , See Figure 1		V <sub>CC</sub> - 0.1	5		V
V	I am laval autant valtana		I <sub>OL</sub> = 4 mA, See Figure 1			0.2	0.4	
$V_{OL}$	Low-level output voltage		$I_{OL}$ = 20 $\mu$ A, See	I <sub>OL</sub> = 20 μA, See Figure 1		0	0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis					150		mV
I <sub>IH</sub>	High-level input current		EN, IN at 2 V				10	μΑ
I <sub>IL</sub>	Low-level input current		EN, IN at 0.8 V		-10			μΑ
I <sub>OZ</sub>	High-impedance output current	ISO722, ISO722M	EN, IN at V <sub>CC</sub>				1	μΑ
Cı	Input capacitance to grou	ind	IN at $V_{CC}$ , $V_I = 0.4 \sin (4E6\pi t)$			1		pF
CMTI	Common-mode transient	immunity	V <sub>I</sub> = V <sub>CC</sub> or 0 V, See Figure 5		25	40		kV/μs

<sup>(1)</sup> For 5-V operation,  $V_{CC2}$  is specified from 4.5 V to 5.5 V. For 3.3-V operation,  $V_{CC1}$  is specified from 3 V to 3.6 V.

# SWITCHING CHARACTERISTICS: V<sub>CC1</sub> at 3.3-V, V<sub>CC2</sub> at 5-V OPERATION

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level of	output			15	17	30	ns
t <sub>PHL</sub>	Propagation delay , high-to-low-level	output	ISO72x		15	17	30	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>			EN at 0 V,		0.5	2	ns
t <sub>PLH</sub>	Propagation delay, low-to-high-level of	output		See Figure 1	10	12	21	ns
t <sub>PHL</sub>	Propagation delay, high-to-low-level of	output	ISO72xM		10	12	21	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>					0.5	1	ns
t <sub>sk(pp)</sub> (1)	Part-to-part skew					0	5	ns
t <sub>r</sub>	Output signal rise time			EN at 0 V,		1		ns
t <sub>f</sub>	Output signal fall time			See Figure 1		1		ns
t <sub>pHZ</sub>	Sleep-mode propagation delay, high-level-to-high-mpedance output			See Figure 2	7	9	15	ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output		ISO722	Gee Figure 2	4.5	5	8	μS
$t_{pLZ}$	Sleep-mode propagation delay, low-level-to-high-impedance output		ISO722M	2	7	9	15	ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output			See Figure 3	4.5	5	8	μS
t <sub>fs</sub>	Failsafe output delay time from input	power loss		See Figure 4		3		μS
			100-Mbps I	NRZ data input, See Figure 6		2		
	Deal to made our name ""	ISO72x	100-Mbps unrestricted bit run length data input, See Figure 6			3		
t <sub>jit(PP)</sub>	Peak-to-peak eye-pattern jitter		150-Mbps I	NRZ data input, See Figure 6		1		ns
	1	ISO72xM				2		

<sup>(1)</sup> t<sub>sk(PP)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



# ELECTRICAL CHARACTERISTICS: $V_{CC1}$ and $V_{CC2}$ at 3.3- $V^{(1)}$ OPERATION

over recommended operating conditions (unless otherwise noted)

	PARAME	TER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
	\/	Quiescent	\\ \\ \\ a=0\\\ a=	- ld		0.3	0.5	Л
I <sub>CC1</sub>	V <sub>CC1</sub> supply current	25 Mbps	$V_I = V_{CC}$ or 0 V, n	0 10a0		1	2	mA
		ISO722/722M Sleep Mode	$V_{I} = V_{CC}$ or 0 V,	EN at V <sub>CC</sub>			150	μА
I <sub>CC2</sub>	V <sub>CC2</sub> supply current	Quiescent	No load	EN at 0 V or ISO721/721M		4	6.5	mA
		25 Mbps	$V_I = V_{CC}$ or 0 V, n	o load		5	7.5	
\/	V IPak basel sate at celtare		$I_{OH} = -4$ mA, See	I <sub>OH</sub> = -4 mA, See Figure 1		3		V
V <sub>OH</sub>	High-level output voltag	е	$I_{OH} = -20 \mu A$ , See	Figure 1	V <sub>CC</sub> - 0.1	3.3		V
.,	I am laval antant nation	_	I <sub>OL</sub> = 4 mA, See F	I <sub>OL</sub> = 4 mA, See Figure 1		0.2	0.4	V
V <sub>OL</sub>	Low-level output voltag	е	$I_{OL}$ = 20 $\mu$ A, See	I <sub>OL</sub> = 20 μA, See Figure 1		0	0.1	V
V <sub>I(HYS)</sub>	Input voltage hysteresis	3				150		mV
I <sub>IH</sub>	High-level input current		EN, IN at 2 V				10	μΑ
I <sub>IL</sub>	Low-level input current		EN, IN at 0.8 V		-10			μΑ
I <sub>OZ</sub>	High-impedance output current	ISO722, ISO722M	EN, IN at V <sub>CC</sub>				1	μΑ
C <sub>I</sub>	Input capacitance to gre	ound	IN at $V_{CC}$ , $V_I = 0.4$	IN at $V_{CC}$ , $V_{I} = 0.4 \sin (4E6\pi t)$		1		pF
CMTI	Common-mode transier	nt immunity	$V_I = V_{CC}$ or 0 V, S	See Figure 5	25	40		kV/μs

<sup>(1)</sup> For the 3.3-V operation,  $V_{CC1}$  and  $V_{CC2}$  are specified from 3 V to 3.6 V.

# SWITCHING CHARACTERISTICS: $V_{CC1}$ and $V_{CC2}$ at 3.3-V OPERATION

	PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay, low-to-high-level o	utput			17	20	34	ns
t <sub>PHL</sub>	Propagation delay , high-to-low-level	output	ISO72x		17	20	34	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>			EN at 0 V,		0.5	3	ns
t <sub>PLH</sub>	Propagation delay, low-to-high-level of	utput		See Figure 1	10	12	25	ns
t <sub>PHL</sub>	Propagation delay, high-to-low-level of	utput	ISO72xM		10	12	25	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>					0.5	1	ns
t <sub>sk(pp)</sub> (1)	Part-to-part skew					0	5	ns
t <sub>r</sub>	Output signal rise time			EN at 0 V,		2		ns
t <sub>f</sub>	Output signal fall time			See Figure 1		2		115
t <sub>pHZ</sub>	Sleep-mode propagation delay, high-level-to-high-mpedance output			See Figure 2	7	13	25	ns
t <sub>pZH</sub>	Sleep-mode propagation delay, high-impedance-to-high-level output		ISO722 ISO722M See Figure 3	See Figure 2	5	6	8	μs
t <sub>pLZ</sub>	Sleep-mode propagation delay, low-level-to-high-impedance output			See Figure 2	7	13	25	ns
t <sub>pZL</sub>	Sleep-mode propagation delay, high-impedance-to-low-level output			See Figure 3	5	6	8	μS
t <sub>fs</sub>	Failsafe output delay time from input p	power loss		See Figure 4		3		μS
			100-Mbps I	NRZ data input, See Figure 6		2		
	Peak-to-peak eye-pattern jitter	ISO72x	100-Mbps uinput, See	unrestricted bit run length data Figure 6		3		
t <sub>jit(PP)</sub>			150-Mbps NRZ data input, See Figure 6			1	ns	
		ISO72xM				2		

<sup>(1)</sup> t<sub>sk(PP)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Switching Characteristic Test Circuit and Voltage Waveforms




Figure 2. ISO722 Sleep-Mode High-Level Output Test Circuit and Voltage Waveforms




Figure 3. ISO722 Sleep-Mode Low-Level Output Test Circuit and Voltage Waveforms

#### **NOTE**

A: The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ .

B:  $C_L = 15 \text{ pF} \pm 20\%$  and includes instrumentation and fixture capacitance.



## PARAMETER MEASUREMENT INFORMATION (continued)





Figure 4. Failsafe Delay Time Test Circuit and Voltage Waveforms




NOTE: Pass/fail criterion is no change in Vo.

Figure 5. Common-Mode Transient-Immunity Test Circuit and Voltage Waveform



# **PARAMETER MEASUREMENT INFORMATION (continued)**



NOTE: Bit pattern run length is  $2^{16} - 1$ . Transition time is 800 ps. NRZ data input has no more than five consecutive 1s or 0s.

Figure 6. Peak-to-Peak Eye-Pattern Jitter Test Circuit and Voltage Waveform



#### **DEVICE INFORMATION**

### **PACKAGE INSULATION CHARACTERISTICS**

	PARAMETER	DESCRIPTIONS / TEST CONDITIONS	3	MIN	TYP	MAX	UNIT
1 (404)	Minimum air gap (clearance) (1)	Chartest tarminal to tarminal distance through air	D-8	4.8			
L(101)	Minimum air gap (clearance)	Shortest terminal-to-terminal distance through air	DUB-8	6.1			mm
1 (102)	Minimum external tracking	Shortest terminal-to-terminal distance across the	D-8	4.3			mm
L(102)	(creepage)	package surface	DUB-8	6.8			111111
C <sub>TI</sub>	Tracking resistance (comparative tracking index)	DIN IEC 60112/VDE 0303 Part 1		≥ 175			>
	Minimum internal gap (internal clearance)	Distance through insulation		0.008			mm
R <sub>IO</sub>	Isolation resistance	Input to output, $V_{\rm IO}$ = 500 V; all pins on each side barrier tied together, creating a two-terminal device 100°C			>10 <sup>12</sup>		Ω
		Input to output, $V_{IO} = 500 \text{ V}$ , $100^{\circ}\text{C} \le T_A < T_A \text{ max}$ .			>10 <sup>11</sup>		Ω
C <sub>IO</sub>	Barrier capacitance Input-to-output	V <sub>I</sub> = 0.4 sin (4E6πt)			1		pF
Cı	Input capacitance to ground	$V_1 = 0.4 \sin (4E6\pi t)$			1		рF

<sup>(1)</sup> Creepage and clearance requirements are applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.


Creepage and clearance on a printed circuit board become equal according to the measurement techniques shown in the *Isolation Glossary*. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

#### **IEC 60664-1 RATINGS TABLE**

PARAMETER	TEST CONDITIONS	SPECIFICATION
Basic isolation group	Material group	Illa
landallation plansification	Rated mains voltage ≤150 VRMS	I-IV
Installation classification	Rated mains voltage ≤300 VRMS	1-111

### **DEVICE I/O SCHEMATIC**

### **Equivalent Input and Output Schematic Diagrams**





#### **IEC SAFETY LIMITING VALUES**

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply, and without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Cofety input autout or aurolly auront	$\theta_{JA} = 263$ °C/W, $V_I = 5.5$ V, $T_J = 170$ °C, $T_A = 25$ °C			100	A
IS	Safety input, output, or supply current	$\theta_{JA} = 263$ °C/W, $V_I = 3.6$ V, $T_J = 170$ °C, $T_A = 25$ °C			153	mA
T <sub>S</sub>	Maximum case temperature				150	°C

The safety-limiting constraint is the absolute maximum junction temperature specified in the absolute maximum ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The junction-to-air thermal resistance in the *Thermal Characteristics* table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

# Table 2. THERMAL CHARACTERISTICS for D-8 PACKAGE (over recommended operating conditions unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>θJA</sub> Junction-to-air			Low-K thermal resistance <sup>(1)</sup>		263		°C/W
			High-K thermal resistance <sup>(1)</sup>		125		°C/W
$R_{\theta JB}$	Junction-to-board thermal re	esistance			44		°C/W
$R_{\thetaJC}$	Junction-to-case thermal re	sistance			75		°C/W
D			$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 100-Mbps 50% duty-cycle square wave			159	ma\A/
P <sub>D</sub>	Device power dissipation	ISO72xM	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 150-Mbps 50% duty-cycle square wave			195	mW

<sup>(1)</sup> Tested in accordance with the low-K or high-K thermal metric definition of EIA/JESD51-3 for leaded surface-mount packages.

# Table 3. THERMAL CHARACTERISTICS for DUB-8 PACKAGE (over recommended operating conditions unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$	Junction-to-air		Low-K thermal resistance <sup>(1)</sup>		188		°C/W
	Junction-to-all		High-K thermal resistance <sup>(1)</sup>		117		°C/W
$R_{\theta JB}$	Junction-to-board thermal re	esistance			82.1		°C/W
$R_{\theta JC}$	Junction-to-case thermal re	sistance			60		°C/W
$P_D$	Device power dissipation	ISO721	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 100 Mbps 50% duty cycle square wave			159	mW

(1) Tested in accordance with the low-K or high-K thermal metric definition of EIA/JESD51-3 for leaded surface-mount packages.




Figure 7.  $\theta_{JC}$  Thermal Derating Curve per IEC 60747-5-2

### **FUNCTION TABLE**

Table 4. ISO721<sup>(1)</sup>

V <sub>CC1</sub>	V <sub>CC2</sub>	INPUT (IN)	OUTPUT (OUT)
		Н	Н
PU	PU	L	L
		Open	Н
PD	PU	X	Н

(1) PU = Powered up ( $V_{CC} \ge 3 \text{ V}$ ); PD = Powered down ( $V_{CC} \le 2.5 \text{ V}$ ); X = Irrelevant; H = High level; L = Low level

Table 5. ISO722<sup>(1)</sup>


V <sub>CC1</sub>	V <sub>CC2</sub>	INPUT (IN)	ISO722/ISO722M OUTPUT ENABLE (EN)	OUTPUT (OUT)
		Н	L or open	Н
PU	PU	L	L or open	L
PU		X	Н	Z
		Open	L or open	Н
PD	PU	X	L or open	Н
PD	PU	Х	Н	Z

(1) PU = Powered up ( $V_{CC} \ge 3 \text{ V}$ ); PD = Powered down ( $V_{CC} \le 2.5 \text{ V}$ ); X = Irrelevant; Z = High impedance; H = High level; L = Low level




#### TYPICAL CHARACTERISTICS


### RMS SUPPLY CURRENT vs SIGNALING RATE




#### RMS SUPPLY CURRENT vs SIGNALING RATE



#### PROPAGATION DELAY vs FREE-AIR TEMPERATURE




PROPAGATION DELAY vs FREE-AIR TEMPERATURE



#### Figure 10.

Figure 11.

#### ISO72x INPUT THRESHOLD VOLTAGE vs FREE-AIR TEMPERATURE



#### ISO72xM INPUT THRESHOLD VOLTAGE vs FREE-AIR TEMPERATURE





Figure 13.



## **TYPICAL CHARACTERISTICS (continued)**



### HIGH-LEVEL OUTPUT CURRENT vs HIGH-LEVEL OUTPUT VOLTAGE





Figure 15.







#### APPLICATION INFORMATION

#### MANUFACTURER CROSS-REFERENCE DATA

The ISO72xx isolators have the same functional pinout as those of most other vendors, and they are often pin-for-pin drop-in replacements. The notable differences in the products are propagation delay, signaling rate, power consumption, and transient protection rating. Table 6 is used as a guide for replacing other isolators with the ISO72x family of single channel isolators.




Figure 17. Pin Cross Reference

#### **Table 6. CROSS REFERENCE**

							PII	N 7		
ISOLATOR	PIN 1	PIN 2	PIN 3	PIN 4	PIN 5	PIN 6	ISO721 OR ISO721M	ISO722 OR ISO722M	PIN 8	
ISO721 <sup>(1)</sup> (2)	V <sub>CC1</sub>	IN	V <sub>CC1</sub>	GND1	GND2	OUT	GND2	ĒΝ	V <sub>CC2</sub>	
ADuM1100 <sup>(1)</sup> (2)	V <sub>DD1</sub>	VI	V <sub>DD1</sub>	GND1	GND2	Vo	GN	ID2	$V_{DD2}$	
HCPL-xxxx	$V_{DD1}$	VI	*Leave Open <sup>(3)</sup>	GND1	GND2	Vo	NC <sup>(4)</sup>		$V_{DD2}$	
IL710	$V_{DD1}$	VI	NC <sup>(5)</sup>	GND1	GND2	Vo	V	V <del>OE</del>		

- Pin 1 should be used as  $V_{CC1}$ . Pin 3 may also be used as  $V_{CC1}$  or left open, as long as pin 1 is connected to  $V_{CC1}$ . Pin 5 should be used as GND2. Pin 7 may also be used as GND2 or left open, as long as pin 5 is connected to GND2. (2)
- Pin 3 of the HCPL devices must be left open. This is not a problem when substituting an ISO72xx device, because the extra  $V_{CC1}$  on pin 3 may be left an open circuit as well.
- An HCPL device pin 7 must be left floating (open) or grounded when an ISO722 or ISO722M device is to be used as a drop-in replacement. If pin 7 of the ISO722 or ISO722M device is placed in a high logic state, the output of the device is disabled.
- Pin 3 of the IL710 must not be tied to ground on the circuit board because this shorts the ISO72xx's V<sub>CC1</sub> to ground. The IL710 pin 3 may only be tied to V<sub>CC</sub> or left open to drop in an ISO72xx.





Figure 18. Basic Application Circuit




#### ISOLATION GLOSSARY

**Creepage Distance** — The shortest path between two conductive input to output leads measured along the surface of the insulation. The shortest distance path is found around the end of the package body.



**Clearance** — The shortest distance between two conductive input to output leads measured through air (line of sight).



**Input-to Output Barrier Capacitance** — The total capacitance between all input terminals connected together, and all output terminals connected together.

**Input-to Output Barrier Resistance** — The total resistance between all input terminals connected together, and all output terminals connected together.

**Primary Circuit** — An internal circuit directly connected to an external supply main or other equivalent source which supplies the primary circuit electric power.

**Secondary Circuit** — A circuit with no direct connection to primary power, which derives its power from a separate isolated source.

Comparative Tracking Index (CTI) — CTI is an index used for electrical insulating materials that is defined as the numerical value of the voltage which causes failure by tracking during standard testing. Tracking is the process that produces a partially conducting path of localized deterioration on or through the surface of an insulating material as a result of the action of electric discharges on or close to an insulation surface -- the higher the CTI value of the insulating material, the smaller the minimum creepage distance.

Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is generated. These sparks often cause carbonization on insulation material and lead to a carbon track between points of different potential. This process is known as *tracking*.



#### Insulation:

Operational insulation — Insulation needed for the correct operation of the equipment.

Basic insulation — Insulation to provide basic protection against electric shock.

Supplementary insulation — Independent insulation applied in addition to basic insulation in order to ensure protection against electric shock in the event of a failure of the basic insulation.

Double insulation — Insulation comprising both basic and supplementary insulation.

Reinforced insulation — A single insulation system which provides a degree of protection against electric shock equivalent to double insulation.

### **Pollution Degree:**

Pollution Degree 1 — No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence.

Pollution Degree 2 — Normally, only nonconductive pollution occurs. However, a temporary conductivity caused by condensation must be expected.

Pollution Degree 3 — Conductive pollution occurs or dry nonconductive pollution occurs which becomes conductive due to condensation which is to be expected.

Pollution Degree 4 - Continuous conductivity occurs due to conductive dust, rain, or other wet conditions.

### **Installation Category:**

Overvoltage Category — This section is directed at insulation co-ordination by identifying the transient overvoltages which may occur, and by assigning four different levels as indicated in IEC 60664.

- I: Signal level Special equipment or parts of equipment.
- II: Local level Portable equipment, etc.
- III: Distribution level Fixed installation
- IV: Primary supply level Overhead lines, cable systems

Each category should be subject to smaller transients than the category above.

#### **REVISION HISTORY**

Cł	nanges from Revision I (February 2010) to Revision J	Page
•	Changed V to Vpeak in UNIT column of IEC Insulation Characteristics table	4
•	Added row for V <sub>ISO</sub> to IEC Insulation Characteristics table	4
•	Changed note from "	5
•	Removed $V_{\text{CC2}}$ from 5-V operation, changed 3-V operation to 3.3-V operation, and removed $V_{\text{CC1}}$ from 3.3-V operation in note.	6
•	Removed $V_{\text{CC1}}$ from 5-V operation, changed 3-V operation to 3.3-V operation, and removed $V_{\text{CC2}}$ from 3.3-V operation in note.	7
•	Removed 5-V operation, changed 3-V operation to 3.3-V operation, and changed "	8
•	Added "INSULATION" to the title of "PACKAGE CHARACTERISTICS" table	12
<u>•</u>	Added "Descriptions" to header of PACKAGE INSULATION CHARACTERISTICS table	12
Cł	nanges from Revision H (June 2009) to Revision I	Page
•	Changed 50 kV/s to 50 kV/µs	1



10-Jul-2010

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
ISO721D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Sample
ISO721DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Sample
ISO721DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
ISO721DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
ISO721DUB	ACTIVE	SOP	DUB	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	Purchase Samples
ISO721DUBR	ACTIVE	SOP	DUB	8	350	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR	Request Free Sample
ISO721MD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Contact TI Distributo or Sales Office
ISO721MDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Contact TI Distribute or Sales Office
ISO721MDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
ISO721MDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Purchase Samples
ISO722D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Contact TI Distribute or Sales Office
ISO722DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Contact TI Distribute or Sales Office
ISO722DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Sampl
ISO722DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Sampl
ISO722MD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Contact TI Distribute or Sales Office
ISO722MDG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Contact TI Distribute or Sales Office
ISO722MDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Sampl



## PACKAGE OPTION ADDENDUM

10-Jul-2010

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Peak Temp <sup>(3)</sup>	Samples (Requires Login)
ISO722MDRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	Request Free Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF ISO721, ISO721M:

Automotive: ISO721-Q1

Enhanced Product: ISO721M-EP

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects





10-Jul-2010

• Enhanced Product - Supports Defense, Aerospace and Medical Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 28-Apr-2011

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO721DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO721DUBR	SOP	DUB	8	350	330.0	24.4	10.9	10.01	5.85	16.0	24.0	Q1
ISO721MDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO722DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO722MDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 28-Apr-2011




\*All dimensions are nominal

7 til diffictionolis are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO721DR	SOIC	D	8	2500	358.0	335.0	35.0
ISO721DUBR	SOP	DUB	8	350	358.0	335.0	35.0
ISO721MDR	SOIC	D	8	2500	358.0	335.0	35.0
ISO722DR	SOIC	D	8	2500	358.0	335.0	35.0
ISO722MDR	SOIC	D	8	2500	358.0	335.0	35.0

# DUB (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ANSI Y14.5 M-1982.

- B. This drawing is subject to change without notice.
- C. Dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.254mm.



# DUB (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications			
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications		
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers		
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps		
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy		
DSP	dsp.ti.com	Industrial	www.ti.com/industrial		
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical		
Interface	interface.ti.com	Security	www.ti.com/security		
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com	Wireless	www.ti.com/wireless-apps		
RF/IF and ZigBee® Solutions	www.ti.com/lprf				

**TI E2E Community Home Page** 

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated

e2e.ti.com