

# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

## Product Preview

### Quad EIA-422-A Line Driver

#### CMOS

The MC26C31 is a quad differential line driver designed for digital data transmission over balanced lines. The MC26C31 meets all the requirements of standard EIA-422-A while retaining the low-power characteristics of CMOS.


The MC26C31 accepts TTL or CMOS input levels and translates these to EIA-422-A output level. This part uses special output circuitry that enables the individual drivers to power down without loading down the bus. The MC26C31 also includes special circuitry which will set the outputs to a high impedance mode during power up or down, preventing spurious glitches. This device has enable and disable circuitry common for all four drivers.

The MC26C31 is pin compatible with the AM26LS31.


All pins are protected against damage due to electrostatic discharges.

- Maximum Supply Current: 3 mA
- 2000 V ESD Protection on the Inputs and Outputs
- TTL/CMOS Input Compatible
- Typical Propagation Delay: 6 ns
- Typical Output Skew: 1 ns
- Meets  $V_O = 6.0 \text{ V}$  (and  $V_O = 0.25 \text{ V}$ ),  $V_{CC} = 0 \text{ V}$ ,  $I_O < 100 \mu\text{A}$  Requirement
- Meets the Requirements of Standard EIA-422-A
- Operation from Single 5 V Supply
- High Impedance Mode for Outputs Connected to System Buses

## MC26C31



P SUFFIX  
PLASTIC DIP  
CASE 648




D SUFFIX  
SOG PACKAGE  
CASE 751B

#### ORDERING INFORMATION

MC26C31P Plastic DIP  
MC26C31D SOG Package

2

#### BLOCK DIAGRAM



This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

REV 3  
1993

MOTOROLA

MC26C31  
2-3

## TRUTH TABLE

Control Inputs E/ $\bar{E}$	Input	Non-Inverting Output	Inverting Output
L/H	X	Z	Z
All other combinations of enable inputs	H	H	L
	L	L	H

X = Don't Care

Z = High Impedance

H = High Logic State

L = Low Logic State

## MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	7	V
DC Input Voltage	V <sub>in</sub>	~ 1.5 to V <sub>CC</sub> + 1.5	V
DC Output Voltage*	V <sub>out</sub>	~ 0.5 to V <sub>CC</sub> + 0.5	V
DC Output Current, per Pin	I <sub>out</sub>	150	mA
DC V <sub>CC</sub> or GND Current, per Pin	I <sub>DD</sub>	150	mA
Storage Temperature	T <sub>stg</sub>	- 65 to + 150	°C
Power Dissipation	P <sub>D</sub>	500	mW
ESD (Human Body Model)		2000	V

\* Power-on conditions.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid applications of any voltage higher than the maximum rated voltages to this high impedance circuit.

For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub> ≤ (V<sub>in</sub> or V<sub>out</sub>) ≤ V<sub>DD</sub>. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).

## OPERATING CONDITIONS

Rating	Symbol	Min	Max	Unit
Power Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
DC Input Voltage	V <sub>in</sub>	0	V <sub>CC</sub>	V
Operating Temperature Range	T <sub>A</sub>	- 40	+ 85	°C
Input Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	—	500	ns

DC CHARACTERISTICS (V<sub>CC</sub> = 4.5 to 5.5 V, T<sub>A</sub> = - 40 to + 85 °C, unless otherwise stated)

Parameter	Symbol	Min	Typ	Max	Unit
Input Voltage (Low Logic State)	V <sub>IL</sub>	—	—	0.8	V
Input Voltage (High Logic State)	V <sub>IH</sub>	2.0	—	—	V
Output Voltage (Low Logic State) I <sub>sink</sub> = 20 mA	V <sub>OL</sub>	—	0.3	0.5	V
Output Voltage (High Logic State) I <sub>source</sub> = 20 mA	V <sub>OH</sub>	2.5	2.8	—	V
Output Differential Voltage R <sub>L</sub> = 100 Ω (Note 1)	V <sub>OD</sub>	2.0	—	—	V
Output Differential Voltage Difference R <sub>L</sub> = 100 Ω (Note 1)	D(VOD)	—	—	± 0.4	V
Output Offset Voltage R <sub>L</sub> = 100 Ω (Note 1)	V <sub>OS</sub>	—	—	3.0	V
Output Offset Voltage Difference R <sub>L</sub> = 100 Ω (Note 1)	D(VOS)	—	—	± 0.4	V
Input Current V <sub>IH</sub> = V <sub>CC</sub> , GND, V <sub>IH</sub> or V <sub>IL</sub>	I <sub>in</sub>	—	—	± 1.0	μA
Quiescent Supply Current I <sub>out</sub> = 0 μA	I <sub>CC</sub>	—	—	3.0	mA
Output Short Circuit Current (Note 2)	I <sub>OS</sub>	~ 30	— 100	— 150	mA
Output Leakage Current (High-Z State) V <sub>out</sub> = V <sub>CC</sub> or GND	I <sub>O(Z)</sub>	—	—	± 1.0	μA
Input Leakage Current (Power Off) V <sub>out</sub> = 6 V V <sub>out</sub> = ~ 0.25 V	I <sub>oxh</sub> I <sub>oxl</sub>	—	—	100 — 100	μA

## NOTES:

1. See EIA specifications EIA-422-A for exact test conditions.

2. Only one output may be shorted at a time.

**AC CHARACTERISTICS** ( $V_{CC} = 4.5$  to  $5.5$  V,  $T_A = -40$  to  $+85^\circ\text{C}$ , unless otherwise stated)

Parameter	Symbol	Min	Typ	Max	Unit
Propagation Delay Input to Output (S1 Open)	$t_{PLH}$ $t_{PHL}$	—	6	12	ns
Output Skew (S1 Open)*	Skew	—	1.0	4	ns
Differential Output Rise Time Fall Time (S1 Open)	$t_{(TLH)}$ $t_{(THL)}$	—	4	8	ns
Output Enable Time (S1 Closed)	$t_{PZH}$ $t_{PZL}$	—	16	—	ns
Output Disable Time (S1 Closed)	$t_{PHZ}$ $t_{PLZ}$	—	6	—	ns

\* Skew: difference in propagation delays between complementary outputs.

2

**AC TEST CIRCUIT AND SWITCHING TIME WAVEFORMS**




Figure 1. AC Test Circuit




Figure 2. Propagation Delays and Skew Waveforms




Figure 3. Enable and Disable Times




Figure 4. Differential Rise and Fall Times

**TYPICAL APPLICATIONS**




Figure 5. Two-Wire Balanced Systems (EIA-422-A)