

# DDR3 SDRAM SODIMM


## MT16JSF25664H – 2GB

For component data sheets, refer to Micron's Web site: [www.micron.com](http://www.micron.com)

### Features

- DDR3 functionality and operations supported as defined in the component data sheet
- 204-pin, small-outline dual in-line memory module (SODIMM)
- Fast data transfer rates: PC3-10600, PC3-8500, or PC3-6400
- 2GB (256 Meg x 64)
- $V_{DD} = 1.5V \pm 0.075V$
- $V_{DDSPD} = +3.0V$  to  $+3.6V$
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Dual rank
- On-board I<sup>2</sup>C temperature sensor with integrated serial presence-detect (SPD) EEPROM
- 8 internal device banks
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS)
- Selectable BC4 or BL8 on-the-fly (OTF)
- Gold edge contacts
- Halogen-free
- Fly-by topology
- Terminated control, command, and address bus

Figure 1: 204-Pin SODIMM (MO-268 R/C F)



### Options

- Operating temperature<sup>1</sup>
  - Commercial ( $0^{\circ}C \leq T_A \leq +70^{\circ}C$ )
  - Industrial ( $-40^{\circ}C \leq T_A \leq +85^{\circ}C$ )
- Package
  - Halogen-free DIMM
- Frequency/CAS latency
  - 1.5ns @ CL = 8 (DDR3-1333)<sup>2</sup>
  - 1.5ns @ CL = 9 (DDR3-1333)
  - 1.5ns @ CL = 10 (DDR3-1333)<sup>2</sup>
  - 1.87ns @ CL = 7 (DDR3-1066)
  - 1.87ns @ CL = 8 (DDR3-1066)
  - 2.5ns @ CL = 5 (DDR3-800)<sup>2</sup>
  - 2.5ns @ CL = 6 (DDR3-800)<sup>2</sup>

### Marking

- None
- I
- Z
- 1G5
- 1G4
- 1G3
- 1G1
- 1G0
- 80C
- 80B

Notes: 1. Contact Micron for industrial temperature module offerings.

2. Not recommended for new designs.

Table 1: Key Timing Parameters

Speed Grade	Industry Nomenclature	Data Rate (MT/s)						t <sub>RCD</sub> (ns)	t <sub>RP</sub> (ns)	t <sub>RC</sub> (ns)
		CL = 10	CL = 9	CL = 8	CL = 7	CL = 6	CL = 5			
-1G5	PC3-10600	1333	1333	1333	1066	800	800	12	12	48
-1G4	PC3-10600	1333	1333	1066	1066	800	–	13.5	13.5	49.5
-1G3	PC3-10600	1333	–	1066	–	800	–	15	15	51
-1G1	PC3-8500	–	–	1066	1066	800	–	13.125	13.125	50.625
-1G0	PC3-8500	–	–	1066	–	800	–	15	15	52.5
-80C	PC3-6400	–	–	–	–	800	800	12.5	12.5	50
-80B	PC3-6400	–	–	–	–	800	–	15	15	52.5



**Table 2: Addressing**

Parameter	2GB
Refresh count	8K
Row address	16K (A[13:0])
Device bank address	8 (BA[2:0])
Device configuration	1Gb (128 Meg x 8)
Column address	1K (A[9:0])
Module rank address	2 (S#[1:0])

**Table 3: Part Numbers and Timing Parameters – 2GB Modules**

Base device: MT41J128M8,<sup>1</sup> 1Gb DDR3 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MT16JSF25664H(I)Z-1G5__	2GB	256 Meg x 64	10.6 GB/s	1.5ns/1333 MT/s	8-8-8
MT16JSF25664H(I)Z-1G4__	2GB	256 Meg x 64	10.6 GB/s	1.5ns/1333 MT/s	9-9-9
MT16JSF25664H(I)Z-1G3__	2GB	256 Meg x 64	10.6 GB/s	1.5ns/1333 MT/s	10-10-10
MT16JSF25664H(I)Z-1G1__	2GB	256 Meg x 64	8.5 GB/s	1.87ns/1066 MT/s	7-7-7
MT16JSF25664H(I)Z-1G0__	2GB	256 Meg x 64	8.5 GB/s	1.87ns/1066 MT/s	8-8-8
MT16JSF25664H(I)Z-80C__	2GB	256 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	5-5-5
MT16JSF25664H(I)Z-80B__	2GB	256 Meg x 64	6.4 GB/s	2.5ns/800 MT/s	6-6-6

- Notes:
1. The data sheet for the base device can be found on Micron's Web site.
  2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT16JSF25664HZ-1G1D1.



## Pin Assignments and Descriptions

Table 4: Pin Assignments

204-Pin DDR3 SODIMM Front								204-Pin DDR3 SODIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	VREFDQ	53	DQ19	105	VDD	157	DQ42	2	Vss	54	Vss	106	VDD	158	DQ46
3	Vss	55	Vss	107	A10	159	DQ43	4	DQ4	56	DQ28	108	BA1	160	DQ47
5	DQ0	57	DQ24	109	BA0	161	Vss	6	DQ5	58	DQ29	110	RAS#	162	Vss
7	DQ1	59	DQ25	111	VDD	163	DQ48	8	Vss	60	Vss	112	VDD	164	DQ52
9	Vss	61	Vss	113	WE#	165	DQ49	10	DQS0#	62	DQ3#	114	S0#	166	DQ53
11	DM0	63	DM3	115	CAS#	167	Vss	12	DQS0	64	DQ3	116	ODT0	168	Vss
13	Vss	65	Vss	117	VDD	169	DQS6#	14	Vss	66	Vss	118	VDD	170	DM6
15	DQ2	67	DQ26	119	A13	171	DQS6	16	DQ6	68	DQ30	120	ODT1	172	Vss
17	DQ3	69	DQ27	121	S1#	173	Vss	18	DQ7	70	DQ31	122	NC	174	DQ54
19	Vss	71	Vss	123	VDD	175	DQ50	20	Vss	72	Vss	124	VDD	176	DQ55
21	DQ8	73	CKE0	125	NC	177	DQ51	22	DQ12	74	CKE1	126	VREFCA	178	Vss
23	DQ9	75	VDD	127	Vss	179	Vss	24	DQ13	76	VDD	128	Vss	180	DQ60
25	Vss	77	NC	129	DQ32	181	DQ56	26	Vss	78	NC	130	DQ36	182	DQ61
27	DQS1#	79	BA2	131	DQ33	183	DQ57	28	DM1	80	NC	132	DQ37	184	Vss
29	DQS1	81	VDD	133	Vss	185	Vss	30	RESET#	82	VDD	134	Vss	186	DQS7#
31	Vss	83	A12	135	DQS4#	187	DM7	32	Vss	84	A11	136	DM4	188	DQS7
33	DQ10	85	A9	137	DQS4	189	Vss	34	DQ14	86	A7	138	Vss	190	Vss
35	DQ11	87	VDD	139	Vss	191	DQ58	36	DQ15	88	VDD	140	DQ38	192	DQ62
37	Vss	89	A8	141	DQ34	193	DQ59	38	Vss	90	A6	142	DQ39	194	DQ63
39	DQ16	91	A5	143	DQ35	195	Vss	40	DQ20	92	A4	144	Vss	196	Vss
41	DQ17	93	VDD	145	Vss	197	SA0	42	DQ21	94	VDD	146	DQ44	198	EVENT#
43	Vss	95	A3	147	DQ40	199	VDDSPD	44	Vss	96	A2	148	DQ45	200	SDA
45	DQS2#	97	A1	149	DQ41	201	SA1	46	DM2	98	A0	150	Vss	202	SCL
47	DQS2	99	VDD	151	Vss	203	VTT	48	Vss	100	VDD	152	DQS5#	204	VTT
49	Vss	101	CK0	153	DM5			50	DQ22	102	CK1	154	DQS5		
51	DQ18	103	CK0#	155	Vss			52	DQ23	104	CK1#	156	Vss		

**Table 5: Pin Descriptions**

Symbol	Type	Description
A[13:0]	Input	<b>Address inputs:</b> Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA. A12 is also used for BC4/BL8 identification as “BL on-the-fly” during CAS commands. The address inputs also provide the op-code during the mode register command set. A[13:0] address the 1Gb DDR3 devices.
BA[2:0]	Input	<b>Bank address inputs:</b> BA[2:0] define the device bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, and MR3) is loaded during the LOAD MODE command.
CK0, CK0#, CK1, CK1#	Input	<b>Clock:</b> CK and CK# are differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKE[1:0]	Input	<b>Clock enable:</b> CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM.
DM[7:0]	Input	<b>Input data mask:</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with the input data, during a write access. DM is sampled on both edges of the DQS. Although the DM pins are input-only, the DM loading is designed to match that of the DQ and DQS pins.
ODT[1:0]	Input	<b>On-die termination:</b> ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to the following pins: DQ, DQS, DQS#, and DM. The ODT input will be ignored if disabled via the LOAD MODE command.
RAS#, CAS#, WE#	Input	<b>Command inputs:</b> RAS#, CAS#, and WE# (along with S#) define the command being entered.
RESET#	Input (LVCMOS)	<b>Reset:</b> RESET# is an active LOW CMOS input referenced to Vss. The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH $\geq 0.8 \times V_{DDQ}$ and DC LOW $\leq 0.2 \times V_{DDQ}$ . RESET# assertion and deassertion are asynchronous. System applications will most likely be unterminated, heavily loaded, and have very slow slew rates. A slow slew rate receiver design is recommended along with implementing on-chip noise filtering to prevent false triggering (RESET# assertion minimum pulse width is 100ns).
S#[1:0]	Input	<b>Chip select:</b> S# enables (registered LOW) and disables (registered HIGH) the command decoder.
SA[1:0]	Input	<b>Serial address inputs:</b> These pins are used to configure the temperature sensor/SPD EEPROM address range on the I <sup>2</sup> C bus.
SCL	Input	<b>Serial clock for temperature sensor/SPD EEPROM:</b> SCL is used to synchronize the communication to and from the temperature sensor/SPD EEPROM.
DQ[63:0]	I/O	<b>Data input/output:</b> Bidirectional data bus.
DQS[7:0], DQS#[7:0]	I/O	<b>Data strobe:</b> DQS and DQS# are differential data strobes. Output with read data. Edge-aligned with read data. Input with write data. Center-aligned with write data.
SDA	I/O	<b>Serial data:</b> SDA is a bidirectional pin used to transfer addresses and data into and out of the temperature sensor/SPD EEPROM on the module on the I <sup>2</sup> C bus.
EVENT#	Output (open drain)	<b>Temperature event:</b> The EVENT# pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded.
VDD	Supply	<b>Power supply:</b> 1.5V $\pm 0.075V$ . The component VDD and VDDQ are connected to the module VDD.
VDDSPD	Supply	<b>Temperature sensor/SPD EEPROM power supply:</b> +3.0V to +3.6V.
VREFCA	Supply	<b>Reference voltage:</b> Control, command, and address (VDD/2).




Table 5: Pin Descriptions (continued)


Symbol	Type	Description
VREFDQ	Supply	<b>Reference voltage:</b> DQ, DM ( $V_{DD}/2$ ).
VSS	Supply	Ground.
VTT	Supply	<b>Termination voltage:</b> Used for control, command, and address ( $V_{DD}/2$ ).
NC	-	<b>No connect:</b> These pins are not connected on the module.

## Functional Block Diagram



Figure 2: Functional Block Diagram



Rank 0 = U1, U2, U7, U9, U11, U12, U17, U19  
 Rank 1 = U5, U6, U8, U10, U15, U16, U18, U20



Clock, control, command, and address line terminations:



Notes: 1. The ZQ ball on each DDR3 component is connected to an external 240Ω ±1% resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.

## General Description

The MT16JSF25664H DDR3 SDRAM module is a high-speed, CMOS dynamic random access 2GB memory module organized in a x64 configuration. This DDR3 SDRAM module uses internally configured, 8-bank 1Gb DDR3 SDRAM devices.

DDR3 SDRAM modules use double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially an  $8n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR3 SDRAM module effectively consists of a single  $8n$ -bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding  $n$ -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data for WRITES. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the data strobes.

DDR3 SDRAM modules operate from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

## Fly-By Topology

These DDR3 modules use faster clock speeds than earlier DDR technologies, making signal quality more important than ever. For improved signal quality, the clock, control, command, and address buses have been routed in a fly-by topology, where each clock, control, command, and address pin on each DRAM is connected to a single trace and terminated (rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS signals can be easily accounted for by using the write leveling feature of DDR3.

## Temperature Sensor with Serial Presence-Detect EEPROM

### Thermal Sensor Operations

The temperature from the integrated thermal sensor is monitored and converts into a digital word via the I<sup>2</sup>C bus. System designers can use the user-programmable registers to create a custom temperature-sensing solution based on system requirements. Programming and configuration details comply with JEDEC Standard No. 21-C, page 4.7-1, "Mobile Platform Memory Module Thermal Sensor Component Specification."

### Serial Presence-Detect EEPROM Operation

DDR3 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to comply with JEDEC Standard JC-45 "Appendix X: Serial Presence Detect (SPD) for DDR3 SDRAM Modules" (pending approval). These bytes identify module-specific timing parameters, configuration information, and physical attributes. User-specific information can be written into the remaining 128 bytes of storage. READ/WRITE operations between the system (master) and the EEPROM (slave) device occur via an I2C bus. Write protect (WP) is connected to Vss, permanently disabling hardware write protect.

## Electrical Specifications

Stresses greater than those listed in Table 6 may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

**Table 6: Absolute Maximum Ratings**

Symbol	Parameter	Min	Max	Units
VDD	VDD supply voltage relative to Vss	-0.4	+1.975	V
VIN, VOUT	Voltage on any pin relative to Vss	-0.4	+1.975	V

**Table 7: Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units	Notes	
VDD	VDD supply voltage	1.425	1.5	1.575	V		
IVTT	Termination reference current from VTT	-600	-	+600	mA		
VTT	Termination reference voltage (DC) – command/address bus	$0.49 \times VDD - 20\text{mV}$	$0.5 \times VDD$	$0.51 \times VDD + 20\text{mV}$	V	1	
II	Input leakage current; Any input $0V \leq V_{IN} \leq VDD$ ; VREF input $0V \leq V_{IN} \leq 0.95V$ (All other pins not under test = 0V)	Address inputs, RAS#, CAS#, WE#, BA	-32	0	+32	$\mu\text{A}$	
		S#, CKE, ODT, CK, CK#	-16	0	+16		
		DM	-4	0	+4		
IOZ	Output leakage current; $0V \leq V_{OUT} \leq VDDQ$ ; DQ and ODT are disabled; ODT is HIGH	DQ, DQS, DQS#	-10	0	+10	$\mu\text{A}$	
IVREF	VREF supply leakage current; VREFDQ = $VDD/2$ or VREFCA = $VDD/2$ (All other pins not under test = 0V)	-18	0	+18	$\mu\text{A}$		
TA	Module ambient operating temperature	Commercial	0	-	+70	$^{\circ}\text{C}$	2, 3
		Industrial	-40	-	+85		
TC	DDR3 SDRAM component case operating temperature	Commercial	0	-	+95	$^{\circ}\text{C}$	2, 3, 4
		Industrial	-40	-	+95		

- Notes:
- VTT termination voltage in excess of the stated limit will adversely affect the command and address signals' voltage margin and will reduce timing margins.
  - TA and TC are simultaneous requirements.
  - For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's Web site.
  - The refresh rate is required to double when  $85^{\circ}\text{C} < T_C \leq 95^{\circ}\text{C}$ .



## DRAM Operating Conditions

Recommended AC operating conditions are given in the DDR3 component data sheets. Component specifications are available on Micron's Web site. Module speed grades correlate with component speed grades, as shown in Table 8.

**Table 8: Module and Component Speed Grades**  
DDR3 components may exceed the listed module speed grades

Module Speed Grade	Component Speed Grade
-1G5	-15F
-1G4	-15E
-1G3	-15
-1G1	-187E
-1G0	-187
-80C	-25E
-80B	-25

## Design Considerations

### Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

### Power

Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.



## IDD Specifications

**Table 9: DDR3 IDD Specifications and Conditions – 2GB**

Values are for the MT41J128M8 DDR3 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

Parameter	Symbol	1333	1066	800	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	IDD0 <sup>1</sup>	960	880	800	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	IDD1 <sup>1</sup>	1,120	960	960	mA
Precharge power-down current: Slow exit	IDD2P <sup>2</sup>	160	160	160	mA
Precharge power-down current: Fast exit	IDD2P <sup>2</sup>	400	400	400	mA
Precharge quiet standby current	IDD2Q <sup>2</sup>	800	720	640	mA
Precharge standby current	IDD2N <sup>2</sup>	880	800	720	mA
Active power-down current	IDD3P <sup>2</sup>	560	480	400	mA
Active standby current	IDD3N <sup>2</sup>	960	880	800	mA
Burst read operating current	IDD4R <sup>1</sup>	1,680	1,360	1,120	mA
Burst write operating current	IDD4W <sup>1</sup>	1,600	1,360	1,120	mA
Refresh current	IDD5B <sup>2</sup>	3,840	3,520	3,200	mA
Self refresh temperature current: MAX T <sub>C</sub> = 85°C	IDD6 <sup>2</sup>	96	96	96	mA
Self refresh temperature current (SRT-enabled): MAX T <sub>C</sub> = 95°C	IDD6ET <sup>2</sup>	144	144	144	mA
All banks interleaved read current	IDD7 <sup>1</sup>	4,400	3,200	2,880	mA

- Notes: 1. One module rank in the active IDD; the other rank in IDD2P (slow exit).  
2. All ranks in this IDD condition.

## Temperature Sensor with Serial Presence-Detect EEPROM

The temperature sensor continuously monitors the module's temperature and can be read back at any time over the I<sup>2</sup>C bus shared with the SPD EEPROM.

**Table 10: Temperature Sensor with Serial Presence-Detect EEPROM Operating Conditions**

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	V <sub>DDSPD</sub>	+3.0	+3.6	V
Supply current: V <sub>DD</sub> = 3.3V	I <sub>DD</sub>	–	+2.0	mA
Input high voltage: Logic 1; SCL, SDA	V <sub>IH</sub>	+1.45	V <sub>DDSPD</sub> + 1	V
Input low voltage: Logic 0; SCL, SDA	V <sub>IL</sub>	–	+0.55	V
Output low voltage: I <sub>OUT</sub> = 2.1mA	V <sub>OL</sub>	–	+0.4	V
Input current	I <sub>IN</sub>	–5.0	+5.0	μA
Temperature sensing range	–	–40	+125	°C
Temperature sensor accuracy (initial release)	–	–2.0	+2.0	°C
Temperature sensor accuracy	–	–1.0	+1.0	°C

**Table 11: Sensor and EEPROM Serial Interface Timing**

Parameter/Condition	Symbol	Min	Max	Units
Time bus must be free before a new transition can start	t <sub>BUF</sub>	4.7	–	μs
SDA fall time	t <sub>F</sub>	20	300	ns
SDA rise time	t <sub>R</sub>	–	1,000	ns
Data hold time	t <sub>HD:DAT</sub>	200	900	ns
Start condition hold time	t <sub>H:STA</sub>	4.0	–	μs
Clock HIGH period	t <sub>HIGH</sub>	4.0	50	μs
Clock LOW period	t <sub>LOW</sub>	4.7	–	μs
SCL clock frequency	f <sub>SCL</sub>	10	100	kHz
Data setup time	t <sub>SU:DAT</sub>	250	–	ns
Start condition setup time	t <sub>SU:STA</sub>	4.7	–	μs
Stop condition setup time	t <sub>SU:STO</sub>	4.0	–	μs

### EVENT# Pin

The temperature sensor also adds the EVENT# pin (open drain). Not used by the SPD EEPROM, EVENT# is a temperature sensor output used to flag critical events that can be set up in the sensor's configuration register.

EVENT# has three defined modes of operation: interrupt mode, compare mode, and critical temperature mode. The open-drain output of EVENT# under the three separate operating modes is illustrated in Figure 3 on page 12. Event thresholds are programmed in the 0x01 register using a hysteresis. The alarm window provides a comparison window, with upper and lower limits set in the alarm upper boundary register and the alarm lower boundary register, respectively. When the alarm window is enabled, EVENT# will trigger whenever the temperature is outside the MIN or MAX values set by the user.

The interrupt mode enables software to reset EVENT# after a critical temperature threshold has been detected. Threshold points are set in the configuration register by the user. This mode triggers the critical temperature limit and both the MIN and MAX of the temperature window.

The compare mode is similar to the interrupt mode, except EVENT# cannot be reset by the user and only returns to the logic HIGH state when the temperature falls below the programmed thresholds.


Critical temperature mode triggers EVENT# only when the temperature has exceeded the programmed critical trip point. When the critical trip point has been reached, the temperature sensor goes into comparator mode, and the critical EVENT# cannot be cleared through software.

### SM Bus Slave Subaddress Decoding

The temperature sensor's physical address differs from the SPD EEPROM's physical address: 0011 for A0, A1, A2, and RW# in binary where A2, A1, and A0 are the three slave subaddress pins, and the RW# bit is the READ/WRITE flag.

If the slave base address is fixed for the temperature sensor/SPD EEPROM, then the pins set the subaddress bits of the slave address, enabling the devices to be located anywhere within the eight slave address locations. For example, they could be set from 30h to 3Eh.

Figure 3: EVENT# Pin Functionality





**Table 12: Temperature Sensor Registers**

Name	Address	Power-On Default
Pointer register	Not applicable	Undefined
Capability register	0x00	0x0001
Configuration register	0x01	0x0000
Alarm temperature upper boundary register	0x02	0x0000
Alarm temperature lower boundary register	0x03	0x0000
Critical temperature register	0x04	0x0000
Temperature register	0x05	Undefined

## Pointer Register

The pointer register selects which of the 16-bit registers is being accessed in subsequent READ and WRITE operations. This register is a write-only register.

**Table 13: Pointer Register Bits 0-7**

Bit							
7	6	5	4	3	2	1	0
0	0	0	0	Register select	Register select	Register select	Register select

**Table 14: Pointer Register Bits 0-2 Descriptions**

Bit			Register
2	1	0	
0	0	0	Capability register
0	0	1	Configuration register
0	1	0	Alarm temperature upper boundary register
0	1	1	Alarm temperature lower boundary register
1	0	0	Critical temperature register
1	0	1	Temperature register

## Capability Register

The capability register indicates the features and functionality supported by the temperature sensor. This register is a read-only register.

**Table 15: Capability Register (Address: 0x00)**

Bit							
15	14	13	12	11	10	9	8
RFU	RFU	RFU	RFU	RFU	RFU	RFU	RFU
Bit							
7	6	5	4	3	2	1	0
RFU	RFU	RFU	Temperature resolution		Wider range	Precision	Has alarm and critical temperature

**Table 16: Capability Register Bit Descriptions**

Bit	Description
0	Basic capability 1: Has alarm and critical trip point capabilities
1	Accuracy 0: $\pm 2^{\circ}\text{C}$ over the active range and $\pm 3^{\circ}\text{C}$ over the monitor range 1: $\pm 1^{\circ}\text{C}$ over the active range and $\pm 2^{\circ}\text{C}$ over the monitor range
2	Wider range 0: Temperatures lower than $0^{\circ}\text{C}$ are clamped to a binary value of 0 1: Temperatures below $0^{\circ}\text{C}$ can be read
4:3	Temperature resolution 00: $0.5^{\circ}\text{C}$ LSB 01: $0.25^{\circ}\text{C}$ LSB 10: $0.125^{\circ}\text{C}$ LSB 11: $0.0625^{\circ}\text{C}$ LSB
15:5	0: Must be set to zero

## Configuration Register


**Table 17: Configuration Register (Address: 0x01)**

Bit							
15	14	13	12	11	10	9	8
RFU	RFU	RFU	RFU	RFU	Hysteresis		Shutdown mode
Bit							
7	6	5	4	3	2	1	0
Critical lock bit	Alarm lock bit	Clear event	Event output status	Event output control	Critical event only	Event polarity	Event mode

**Table 18: Configuration Register Bit Descriptions**

Bit	Description	Notes
0	Event mode 0: Comparator mode 1: Interrupt mode	Event mode cannot be changed if either of the lock bits is set.
1	EVENT# polarity 0: Active LOW 1: Active HIGH	EVENT# polarity cannot be changed if either of the lock bits is set.
2	Critical event only 0: EVENT# trips on alarm or critical temperature event 1: EVENT# trips only if critical temperature is reached	
3	Event output control 0: Event output disabled 1: Event output enabled	
4	Event status 0: EVENT# has not been asserted by this device 1: EVENT# is being asserted due to an alarm window or critical temperature condition	This is a read-only field in the register. The event causing the event can be determined from the read temperature register.
5	Clear event 0: No effect 1: Clears the event when the temperature sensor is in the interrupt mode	
6	Alarm window lock bit 0: Alarm trips are not locked and can be changed 1: Alarm trips are locked and cannot be changed	
7	Critical trip lock bit 0: Critical trip is not locked and can be changed 1: Critical trip is locked and cannot be changed	
8	Shutdown mode 0: Enabled 1: Shutdown	The shutdown mode is a power-saving mode that disables the temperature sensor.
10:9	Hysteresis enable 00: Disable 01: Enable at 1.5°C 10: Enable at 3°C 11: Enable at 6°C	When enabled, a hysteresis is applied to temperature movement around the trip points. As an example, if the hysteresis register is enabled to a delta of 6°C, the preset trip points will toggle when the temperature reaches the programmed value. These values will reset when the temperature drops below the trip points minus the set hysteresis level. In this case, this would be critical temperature minus 6°C.  The hysteresis is applied both to the above alarm window and to the below alarm window bits found in the read-only temperature register. EVENT# is also affected by this register.

Figure 4: Hysteresis



- Notes:
1.  $T_H$  is the value set in the alarm temperature upper boundary trip register.
  2.  $T_L$  is the value set in the alarm temperature lower boundary trip register.
  3. Hyst is the value set in the hysteresis bits of the configuration register.

Table 19: Hysteresis

Condition	Below Alarm Window Bit		Above Alarm Window Bit	
	Temperature Gradient	Critical Temperature	Temperature Gradient	Critical Temperature
Sets	Falling	$T_L - \text{Hyst}$	Rising	$T_H$
Clears	Rising	$T_L$	Falling	$T_H - \text{Hyst}$



## Temperature Format

The temperature trip point registers and temperature readout register use a “2’s complement” format to enable negative numbers. The least significant bit (LSB) is equal to 0.0625°C or 0.25°C depending on which register is referenced. As an example, assuming an LSB of 0.0625°C:

- A value of 0x018C would equal 24.75°C
- A value of 0x06C0 would equal 108°C
- A value of 0x1E74 would equal -24.75°C

## Temperature Trip Point Registers

The upper and lower temperature boundary registers are used to set the maximum and minimum values of the alarm window. LSB for these registers is 0.25°C. All RFU bits in the register will always report zero.

**Table 20: Alarm Temperature Lower Boundary Register (Address: 0x02)**

Bit															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	MSB										LSB	RFU	RFU
Alarm window upper boundary temperature															

**Table 21: Alarm Temperature Lower Boundary Register (Address: 0x03)**

Bit															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	MSB										LSB	RFU	RFU
Alarm window lower boundary temperature															

## Critical Temperature Register

The critical temperature register is used to set the maximum temperature above the alarm window. The LSB for this register is 0.25°C. All RFU bits in the register will always report zero.

**Table 22: Critical Temperature Register (Address: 0x04)**

Bit															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	MSB										LSB	RFU	RFU
Critical temperature trip point															

## Temperature Register

The temperature register is a read-only register that provides the current temperature detected by the temperature sensor. The LSB for this register is 0.0625°C with a resolution of 0.0625°C. The most significant bit (MSB) is 128°C in the readout section of this register.

The upper three bits of the register are used to monitor the trip points that are set in the previous three registers.

**Table 23: Temperature Register (Address: 0x05)**

Bit															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Above critical trip	Above alarm window	Below alarm window	MSB	Temperature											LSB

**Table 24: Temperature Register Bit Descriptions**


Bit	Description
13	Below alarm window 0: Temperature is equal to or above the lower boundary 1: Temperature is below alarm window
14	Above alarm window 0: Temperature is equal to or below the upper boundary 1: Temperature is above alarm window
15	Above critical trip point 0: Temperature is below critical trip point 1: Temperature is above critical trip point

## Serial Presence-Detect Data

For the latest serial presence-detect data, refer to Micron's SPD page:  
[www.micron.com/SPD](http://www.micron.com/SPD).

## Module Dimensions

Figure 5: 204-Pin DDR3 SODIMM



- Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.  
 2. The dimensional diagram is for reference only.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900  
 prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992

Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.