

SPEC No.	EL16Z175
ISSUE:	Dec. 20 2004

To: _____

REFERENCE SPECIFICATIONS

Product Type 1/3-type Solid state Color image device for PAL system

Model No RJ2361AAOFT

※ This specifications contains 21 pages including the cover and appendix.
If you have any objections, please contact us before issuing purchasing order.

CUSTOMERS ACCEPTANCE

DATE: _____

BY: _____

PRESENTED

BY: *O. Iuchi*
O.IUCHI
Dept. General Manager

REVIEWED BY:

PREPARED BY:

T. Yoshida *E. Akaike*

Product Development Dept.1
Imaging & Sensing LSI Division
Integrated Circuits Group
SHARP CORPORATION



- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.

- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliance
 - Communication equipment other than for trunk lines

 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc

 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.

 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.

- Please direct all queries and regarding the products covered herein to a sales representative of the company.

CONTENTS

1	DESCRIPTION	2
2	ARRANGEMENT OF PIXELS AND COLOR FILTERS	3
3	PIN CONFIGURATION	4
4	ABSOLUTE MAXIMUM RATINGS	4
5	RECOMMENDED OPERATING CONDITIONS	5
6	CHARACTERISTICS	6
7	DRIVE TIMING CHART EXAMPLE	8
8	EXAUPLE OF STANDARD OPERATING CIRCUIT	11
9	SPECIFICATIONS FOR BLEMISH	12
10	PRECAUTIONS	14
	10.1 Package Breakage	
	10.2 Electrostatic Damage	
	10.3 Dust and Contamination	
	10.4 Other	
11	PACKAGE OUTLINES AND PACKING SPECIFICATIONS	16
	11.1 Package Outlines Specification	
	11.2 Markings	
	11.3 Packing Specification	
	11.4 Precaution	

1 DESCRIPTION

The RJ2361AA0FT is a 1/3-type(6mm) solid-state image sensor that consists of PN photo-diodes and CCDs(charge-coupled devices).

With approximately 470,000pixels (horizontal 795 × vertical 595), the sensor provides a stable high-resolution color image.

Features


- 1) Number of image pixels : Horizontal 752 × vertical 582
Pixel pitch : Horizontal 6.5 μ m × vertical 6.3 μ m
Number of optical black pixels : Horizontal ; 3 front and 40 rear
: Vertical ; 11 front and 2 rear
- 2) Mg, G, Cy, and Ye Complementary color filters
- 3) Low fixed pattern noise and lag
- 4) No burn-in and no image lag distortion
- 5) Blooming suppression structure
- 6) Built-in output amplifier
- 7) 16-pin half-pitch DIP [N-DIP016-0450]
(Row space: 11.43mm)
- 8) Variable electronic shutter (1/50 to 1/10000 s)
- 9) N-type silicon substrate, N-MOS process,
- 10) Not designed or rated as radiation hardened
- 11) Compatible with PAL standard.
- 12) Built-in overflow drain voltage circuit, and reset gate voltage circuit
- 13) Horizontal shift register clock and reset gate clock voltage : 4.8V(Typ.)

Applications

- 1) Cameras(Camcorders, industrial monitor cameras, etc)
- 2) Pattern recognition

※ The circuit diagram and others included in this specifications are intended for use to explain typical application examples. Therefore, we take no responsibility for any problem as may occur due to the use of the included circuit and for any problem with industrial proprietary rights or other rights.

2 ARRANGEMENT OF PIXELS AND COLOR FILTERS



(1,582)

(752,582)

Cy	Ye	Cy	Ye	Cy
Mg	G	Mg	G	Mg
Cy	Ye	Cy	Ye	Cy
G	Mg	G	Mg	G
Cy	Ye	Cy	Ye	Cy
Mg	G	Mg	G	Mg

Ye	Cy	Ye	Cy	Ye
G	Mg	G	Mg	G
Ye	Cy	Ye	Cy	Ye
Mg	G	Mg	G	Mg
Ye	Cy	Ye	Cy	Ye
G	Mg	G	Mg	G

ODD field

Cy	Ye	Cy	Ye	Cy
Mg	G	Mg	G	Mg
Cy	Ye	Cy	Ye	Cy
G	Mg	G	Mg	G
Cy	Ye	Cy	Ye	Cy
Mg	G	Mg	G	Mg


Ye	Cy	Ye	Cy	Ye
G	Mg	G	Mg	G
Ye	Cy	Ye	Cy	Ye
Mg	G	Mg	G	Mg
Ye	Cy	Ye	Cy	Ye
G	Mg	G	Mg	G

EVEN field

(1, 1)

(752, 1)

3 PIN CONFIGURATION



(TOP VIEW)

Symbol	Pin name
OD	Output transistor drain
OS	Output signals
ϕ_{RS}	Reset transistor clock
$\phi_{V1}, \phi_{V2}, \phi_{V3}, \phi_{V4}$	Vertical shift register clock
ϕ_{H1}, ϕ_{H2}	Horizontal shift register clock
OFD	Overflow drain
PW	P-well
GND	Ground
NC ₁ , NC ₂ , NC ₃	No connection

4 ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

Parameter	Symbol	Ratings	Unit
Output transistor drain voltage	V_{OD}	0 to +18	V
Overflow drain voltage	V_{OFD}	Internal output(Note 1)	
Reset gate clock voltage	$V_{\phi RS}$	Internal output(Note 2)	
Vertical shift register clock voltage	$V_{\phi V}$	V_{PW} to +17.5	V
Horizontal shift register clock voltage	$V_{\phi H}$	-0.3 to +12	V
Voltage difference between P-well and vertical clock	$V_{PW} - V_{\phi V}$	-28.0 to 0	V
Voltage difference between vertical clocks	$V_{\phi V} - V_{\phi V}$	0 to +1.5(Note 3)	V
Storage temperature	Tstg	-40 to +85	°C
Ambient operating temperature	Topr	-20 to +70	°C

(Note 1) Do not connect to DC voltage directly. When OFD is connected to GND, connect V_{OD} to GND.
Overflow drain clock is applied below 26Vp-p.

(Note 2) Do not connect to DC voltage directly. When ϕ_{RS} is connected to GND, connect V_{OD} to GND.
Reset gate clock is applied below 8Vp-p.

(Note 3) When clock width is below 10 μs , and clock duty factor is below 0.1%, voltage difference between vertical clocks is will be below 27V.

5 RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Typl	Max	Unit
Operating ambient temperature	Topr		25.0		°C
Output transistor drain voltage	V _{OD}	14.55	15.0	15.45	V
Overflow drain clock p-p level (Note1)	V _{φ OFD}	19.5			V
Ground	GND		0.0		V
P-well voltage (Note2)	V _{PW}	-8.0		V _{φ VL}	V
Vertical shift register clock LOW level	V _{φ V1L} , V _{φ V2L} V _{φ V3L} , V _{φ V4L}	-7.5	-7.0	-6.5	V
Vertical shift register clock INTERMEDIATE level	V _{φ V1I} , V _{φ V2I} V _{φ V3I} , V _{φ V4I}		0.0		V
Vertical shift register clock HIGH level	V _{φ V1H} V _{φ V3H}	14.55	15.0	15.45	V
Horizontal shift register clock LOW level	V _{φ H1L} , V _{φ H2L}	-0.05	0.0	0.05	V
Horizontal shift register clock HIGH level	V _{φ H1H} , V _{φ H2H}	4.5	4.8	5.5	V
Reset gate clock p-p level (Note 1)	V _{φ RS}	4.5	4.8	5.5	V
Vertical shift register clock Frequency	f _{φ V1} , f _{φ V2} f _{φ V3} , f _{φ V4}		15.63		kHz
Horizontal shift register clock frequency	f _{φ H1} , f _{φ H2}		14.18		MHz
Reset gate clock frequency	f _{φ RS}		14.18		MHz

- Connect NC₁, NC₂ and NC₃ to GND Directly or through a capacitor larger then 0.047 μ F

(Note1) Use the circuit parameter indicated in “8 EXAMPLE OF STANDARD OPERATING CIRCUIT” (P 11), and do not connect to DC voltage directly.

(Note2) V_{PW} is set below V_{φ VL} that is low level of vertical shift register clock or is used with the same power supply that is connected to V_L of V driver IC.

- To apply power, first connect GND and then turn on OD. After turning on V_{OD}, turn on V_{PW} first and then turn on other powers and pulses.
Do not connect the device to or disconnect it from the plug socket while power is being applied.

6 CHARACTERISTICS

Ta : +25°C, but +60°C for parameter No.4 and on 5.

Operating conditions : the typical values specified in "5 RECOMMENDED OPERATING CONDITION".

Color temperature of light source : 3200K ,IR cut-off filter (CM-500,1mmt) is used.

No.	Parameter	Symbol	Note	Minimum	Typical	Maximum	Unit
1	Standard output voltage	Vo	(1)		150		mV
2	Photo response non-uniformity	PRNU	(2)			10	%
3	Saturation output voltage	Vsat	(3)	800			mV
4	Dark output voltage	Vdark	(4)		0.5	3.0	mV
5	Dark signal non-uniformity	DSNU	(5)		0.5	2.0	mV
6	Sensitivity	R	(6)	530	750		mV
7	Smear ratio	SMR	(7)		-105	-93	dB
8	Image lag	AI	(8)			1.0	%
9	Blooming suppression ratio	ABL	(9)	1000			
10	Current dissipation	I _{CD}			4.0	8.0	mA
11	Output impedance	Ro			350		Ω
12	Vector breakup		(10)			7.0	°, %
13	Line crawling		(11)			1.5	%
14	Lumminance flicker		(12)			2.0	%



Note :

- (1) The average output voltage of under the uniform illumination. The standard exposure condition is defined when V_0 is 150 mV.
- (2) The image area is divided into 10×10 segments under the standard exposure condition. The voltage of a segment is the average output voltage of all pixels within the segment. PRNU is defined by $(V_{\max} - V_{\min}) / V_0$, where V_{\max} and V_{\min} are the maximum and minimum values of each segment's voltage respectively.
- (3) The image area is divided into 10×10 segments. The segment's voltage is the average Output voltages of all pixels within the segment. V_{sat} is the minimum segment's voltage under 10 times exposure of the standard exposure condition.
- (4) The average output voltage under the non-exposure condition.
- (5) The image area is divided into 10×10 segments under the non-exposure condition. DSNU is defined by $(V_{\text{dmax}} - V_{\text{dmin}})$, where V_{dmax} and V_{dmin} are the maximum and minimum values of each segment's voltage respectively.
- (6) The average output voltage of G signal when a 1000 lux light source with a 90% reflector is imaged by a lens of F4, f50 mm.
- (7) The sensor is exposed only in the central area of $V/10$ square with a lens at F2, where V is the vertical image size. SMR is defined by the ratio of the output voltage detected during the vertical blanking period to the maximum of the output voltage in the $V/10$ square.
- (8) The sensor is exposed at the exposure level corresponding to the standard condition. AI is defined by the ratio between the output voltage measured at the 1st field during the non-exposure period and the standard output voltage.
- (9) The sensor is exposed only in the central area of $V/10$ square, where V is the vertical image size. ABL is the ratio between the exposure at the standard condition and the exposure at a point where a blooming is observed.
- (10) Observe with a vector scope when the color bar chart is imaged under the standard exposure condition.
- (11) The difference between the average output voltage of the (Mg+Ye), (G+Cy) line and the (Mg + Cy), (G + Ye) line under the standard exposure condition.
- (12) The difference between the average output voltage of the odd field and the even field.


Within the recommended operation condition of V_{OD} , V_{OFD} of the internal output satisf With ABL larger then 1000 times exposure of the standard exposure condition. And V_{sat} larger than 800mV

7 DRIVE TIMING CHART EXAMPLE



VERTICAL TRANSFER TIMING




HORIZONTAL TRANSFER TIMING



READOUT TIMING



8 EXAMPLE STANDARD OPERATING CIRCUIT



9 SPECIFICATIONS FOR BLEMISH (1/60sec.frame accumulation)

1 Definition of blemish

	Level of blemish (mV)	Permitted number of blemish		Comment
		AREA I	AREA II	
White blemish (Exposed)	$23 \leq B$	0		<ul style="list-style-type: none"> • See fig.9-1(a) • $V_{out} = V_{std}$ • $M + N = 10$ Up to 4 blemishes are Allowed in AREA 1
	$13 \leq B < 23$	M		
	$B < 13$	no count		
Black blemish (Exposed)	$23 \leq B$	0		
	$13 \leq B < 23$	N		
	$B < 13$	no count		
White blemish (Non_exposed)		AREA I	AREA II	<ul style="list-style-type: none"> • See fig.9-1(b)、fig.9-2 • Sum of the blemishes in AREA I and AREA II Are allowed up to 6.
	$8 < B$	0	0	
	$6 < B \leq 8$	2	4	
	$4 < B \leq 6$	4	5	
	$B \leq 4$	no count		
White blemish (Shutter mode)	$4.5 \leq B$	0		<ul style="list-style-type: none"> • See fig.9-1(a) • $V_{ou} = V_{std}/10$
	$B < 4.5$	no count		
Black blemish (Shutter mode)	$4.5 \leq B$	0		<ul style="list-style-type: none"> • The electronic shutter Speed is set at 1/10000s
	$B < 4.5$	no count		

《Note》

- B : Blemish level defined in fig.9-1
- V_{out} : Average output voltage
- V_{std} : 150 mV. The standard output voltage defined in the specification of the characteristics.


2) Definition of stain

The measuring area is divided into segments which include 20×20 pixels, respectively.

The difference between the average output voltage of neighboring segments is permitted below 1.5 mV, under the condition that the average outputvoltage of all imaging pixels is 75 mV (= $V_{std}/2$)

MEASURING CONDITION:

- Ta : 60°C
- Measuring block diagram



The output voltage is measured at the CCD output.
 The gain of the amplifier is adjusted to the unity between the CCD output and the amplifier output.




fig. 9-1 Definition of blemish level
 (The wave form is the luminance signal measured at the Amplifier output.)

【MEASURING AREA】

Measuring area includes all pixels in the image and the optical black area excluding the outer 10 pixels of the left and right sides and the outer 9 lines of the upper and lower sides in the image area.




fig. 9-2 Definition of the measuring area

10 PRECAUTIONS

10.1 Package Breakage

In order to prevent the package from being broken, observe the following instructions:

- 1) The CCD is a precise optical component and the package material is ceramic. Therefore,
 - Take care not to drop the device when mounting, handling, or transporting.
 - Avoid giving a shock to the package. Especially when leads are fixed to the socket or the circuit board, small shock could break the package more easily than when the package isn't fixed.

- 2) When applying force for mounting the device or any other purposes, fixed the leads between a joint and a stand_off, so that no stress will be given to the jointed part of the lead.

In addition, when applying force, do it at a point below the stand_off part.


The leads of the package are fixed with package body (plastic), so stress added to a lead could cause a crack in the package body (plastic) in the jointed part of the leads.

- 3) When mounting the package on the housing, be sure that the package is not bent. If a bent package is forced into place between a hard plate or the like, the package may be broken.

- 4) If any damage or breakage occur the surface of the glass cap, its characteristics could deteriorate.

Therefore,

- Do not hit the glass cap.
 - Do not give a shock large enough to cause distortion.
 - Do not scrub or scratch the glass surface.
- Even a soft cloth or applicator, if dry, could cause dust to scratch the glass.



10.2 Electrostatic Damage

As compared with general MOS-LSI, CCD has lower ESD.

Therefore, take the following anti static measures when handling the CCD:

- 1) Always discharge static electricity by grounding the human body and the instrument to be used. To ground the human body, provide resistance of about $1\text{ M}\Omega$ between the human body and the ground to be on the safe side.
- 2) When directly handling the device with the fingers, hold the part without leads and do not touch any lead.
- 3) To avoid generating static electricity,
 - a. do not scrub the glass surface with cloth or plastic.
 - b. do not attach any tape or labels.
 - c. do not clean the glass surface with dust-cleaning tape.
- 4) When storing or transporting the device, put it in a container of conductive material.

10.3 Dust and Contamination

Dust or contamination on the glass surface could deteriorate the output characteristics or cause a scar. In order to minimize dust or contamination on the glass surface, take the following precautions:

- 1) Handle CCD in a clean environment such as a cleaned booth.
(The cleanliness level should be, if possible, class 1,000 at least.)
- 2) Do not touch the glass surface with the fingers. If dust or contamination gets on the glass surface, the following cleaning method is recommended:
 - Dust from static electricity should be blown off with an ionized air blower.
For antielectrostatic measures, however, ground all the leads on the device before blowing off the dust.
 - The contamination on the glass surface should be wiped off with a clean applicator soaked in isopropyl alcohol. Wipe slowly and gently in one direction only.
 - Frequently replace the applicator and do not use the same applicator to clean more than one device.

※ Note: In more cases, dust and contamination are unavoidable, even before the device is first used. It is, therefore, recommend that the above procedures should be taken to wipe out dust and contamination before using the device.

10.4 Other

- 1) Soldering should be manually performed within 3 seconds at 380°C maximum at soldering iron.
- 2) Avoid using or storing the CCD at high temperature or high humidity as it is a precise optical component. Do not give a mechanical shock to the CCD.
- 3) Do not expose the device to strong light. For the color device, long exposure to strong light will fade the color of the color filters.
- 4) The exit pupil position of lens should be more than 25mm from the top surface of the CCD.

11 PACKAGE OUTLINE AND PACKING SPECIFICATION

1. Package Outline Specification

Refer to attached drawing.

(The seal resin stick out from the package shall be passed. And, the seal resins are two kinds of colors, while and transparency.)

2. Markings


Marking contents

(1). Product name : R J 2 3 6 1 A A 0 F T

(2). Company name : S H A R P

(3). Country of origin : J A P A N

(4). Date code : Y Y W W X X X



Positions of markings are shown in the package outline drawing.

But, markings shown in that drawing are not provided any measurements of their characters and their positions.

3. Packing Specification

3 - 1. Packing materials

Material Name	Material Spec.	Purpose
Cover Tape	Plastic film(1device/tape)	Glass lid covering
Device case	Cardboard(150devices/case)	Device tray fixing
Device tray	Conductive plastic (50devices/tray)	Device packing(3trays/case)
Cover tray	Conductive plastic(1tray/case)	Device packing
PP band	Polypropylene	Device tray fixing
Buffer	Cardboard(2sheets/case)	Shock absorber of device tray
Plastic film bag	Plastic film	Device tray fixing
Tape	Paper	Sealing plastic film bag and device case
Label	Paper	Indicates part number, quantity and date of manufacture

3 - 2. External appearance of packing

Refer to attached drawing

4. Precaution

- 1). Before unpacking, confirm the imports of the chapter "Handling Precaution" in this device specification.
- 2). Unpacking should be done on the stand treated with anti-ESD. At that time, the same anti-ESD treatment should be done to operator's body, too.

ISSUE NUMBER

4 C 0 9 8 A D C

11 PACKAGE OUTLINE AND PACKING SPECIFICATION


5. Note

The contents of LEAD-FREE TYPE application of the specifications.

PACKAGE TYPE	LEAD-FREE TYPE
DATE CODE	They are those with an underline.
The word of "LEAD FREE" is printed on the packing label	Printed

ISSUE NUMBER

4 C 0 9 8 A D C



※LEAD-FREE タイプの為、データコードにアンダーライン表示あり。
※It is those with an underline printing in a date code because of LEAD-FREE type.

