









[Sample &](#page-32-0)



**[TPS7H1201-HT](http://www.ti.com/product/tps7h1201-ht?qgpn=tps7h1201-ht), [TPS7H1101-SP](http://www.ti.com/product/tps7h1101-sp?qgpn=tps7h1101-sp)**

SLVSAS4H –JUNE 2013–REVISED DECEMBER 2014

# **TPS7H1x01 1.5-V to 7-V, Ultra-Low Dropout (LDO) Regulator**

## <span id="page-0-1"></span>**1 Features**

- 
- <span id="page-0-2"></span>• Current Share/Parallel Operation to Provide Higher Output Current **2 Applications**
- - TID 100 krad (Si) and the state of the state of the Amplifiers and Amplifiers
	- Total Ionizing Dose 100 krad (Si) Clock Distribution
	-
	-
	- LET =  $85$  MeV-cm<sup>2</sup>/mg
	- LET =  $85$  MeV-cm<sup>2</sup>/mg
	-
	- SET/SEFI Cross-Section Plot, See *[Radiation](http://www.ti.com/radiation)* Performance over Extended Temperatures. *[Report](http://www.ti.com/radiation)* for Details
- Stable With Ceramic Output Capacitor **Available (2)** Available (2)
- <span id="page-0-3"></span>• ±2.0% Accuracy over Line, Load, and Temperature (TPS7H1101-SP) **3 Description**
- 
- 
- 
- LDO Voltage **TPS7H1201-HT**:
- 
- Low Noise **TPS7H1201-HT**:
- 20.33 µVRMS  $V_{IN} = 2 V$ ,  $V_{OUT} = 1.8 V$  at 3 A
- PSRR: Over 45 dB at 1 kHz
- **Load/Line Transient Response**

## **Typical Application Circuit**

<span id="page-0-0"></span>

Wide  $V_{\text{IN}}$  Range: 1.5 to 7 V **• Fold-Back Current Limit (TPS7H1101-SP)** 

- <span id="page-0-4"></span>• 5962R13202: • TPS7H1101-SP: Rad-Tolerant Applications
	- Radiation Hardness Assurance (RHA) up to RF 5-V Components VCOs, Receivers, ADCs,
		-
		- ELDRS-Free 100 krad (Si) Clean Analog Supply Requirements
	- Dose Rate 10 mRAD(si)/s Supports Harsh Environment Applications
	- Single Event Latchup (SEL) Immune to TPS7H1201-HT Available in Extreme (–55°C to  $210^{\circ}$ C) Temperature Range - SEB and SEGR Immune to **EXECUTE:** TPS7H1101-SP Available in Military (-55°C to
	- 125°C) Temperature Range (1)<br>TPS7H1201-HT: TI's High Temperature Products • TPS7H1201-HT: TI's High Temperature Products – SET/SEFI Onset Threshold is 40 MeV-cm<sup>2</sup> /mg, See *[Radiation](http://www.ti.com/radiation) Report* for Details **Example 2018** Use Highly-Optimized Silicon (Die) Solutions With Design and Process Enhancements to Maximize
		- Engineering Evaluation (/EM) Samples are

• ±4.2% Accuracy over Line, Load, and The TPS7H1x01 is a LDO linear regulator that uses a PMOS pass element configuration. It operates under • Programmable Soft-Start a wide range of input voltage, from 1.5 to 7 V while offering excellent PSRR. The TPS7H1x01 features a • PowerGood Output **precise and programmable fold back current limit**<br>• IDO Voltage **TPS7H1201-HT**<br>• IDO Voltage **TPS7H1201-HT** implementation with a very-wide adjustment range. 100 mV (MAX) at 0.5 A (210°C),  $V_{\text{OUT}} = 6.8$  V To support the complex power requirements of • LDO Voltage **TPS7H1101-SP**: FPGAs, DSPs, or microcontrollers, the TPS7H1x01 62 mV at  $1$  A (25°C),  $V_{\text{OUT}} = 1.8$  V<br>Lev Noise **TRSZH1201 HT**: SoftStart, current sharing capability, and a SoftStart, current sharing capability, and a<br>PowerGood-open-drain-output. The-TPS7H1x01 is 20.26  $\mu$ VRMS V<sub>IN</sub> = 2.1 V, V<sub>OUT</sub> = 1.8 V at 0.5 A available in a thermally-enhanced 16-pin ceramic<br>Low Noise TPS7H1101-SP: flatoack package (CFP) and KGD (bare die) package. flatpack package (CFP) and KGD (bare die) package.





(1) For all available packages, see the orderable addendum at the end of the data sheet.

(1) Custom temperature ranges are available

(2) These units are intended for engineering evaluation only. They are processed to a noncompliant flow (that is, no burnin, and so forth) and are tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance over the full MIL specified temperature range of  $-55^{\circ}$ C to 125 $^{\circ}$ C or operating life.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44** intellectual property matters and other important disclaimers. PRODUCTION DATA.





## <span id="page-1-0"></span>**4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### **Changes from Revision G (January 2014) to Revision H Page**



### **Changes from Revision F (October 2013) to Revision G Page**

• Added Bare Die Information ................................................................................................................................................... [5](#page-4-0)





## <span id="page-2-0"></span>**5 Device Comparison Table**



# <span id="page-2-1"></span>**6 Pin Configuration and Functions**



## **[TPS7H1201-HT](http://www.ti.com/product/tps7h1201-ht?qgpn=tps7h1201-ht), [TPS7H1101-SP](http://www.ti.com/product/tps7h1101-sp?qgpn=tps7h1101-sp)**

SLVSAS4H –JUNE 2013–REVISED DECEMBER 2014 **[www.ti.com](http://www.ti.com)**

Texas<br>Instruments



(1) Thermal Pad must be connected to GND

### **Bare Die Information**





<span id="page-4-0"></span>

NOTE: All dimensions are in microns.

Copyright © 2013–2014, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAS4H&partnum=TPS7H1201-HT) Feedback* 5

## **[TPS7H1201-HT](http://www.ti.com/product/tps7h1201-ht?qgpn=tps7h1201-ht), [TPS7H1101-SP](http://www.ti.com/product/tps7h1101-sp?qgpn=tps7h1101-sp)**

SLVSAS4H –JUNE 2013–REVISED DECEMBER 2014 **[www.ti.com](http://www.ti.com)**

Texas<br>Instruments





## <span id="page-6-0"></span>**7 Specifications**

## <span id="page-6-1"></span>**7.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## <span id="page-6-2"></span>**7.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## <span id="page-6-3"></span>**7.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)



## **[TPS7H1201-HT](http://www.ti.com/product/tps7h1201-ht?qgpn=tps7h1201-ht), [TPS7H1101-SP](http://www.ti.com/product/tps7h1101-sp?qgpn=tps7h1101-sp)**

SLVSAS4H –JUNE 2013–REVISED DECEMBER 2014 **[www.ti.com](http://www.ti.com)**



## <span id="page-7-0"></span>**7.4 Thermal Information(1)(2)(3)**



(1) Do not allow package body temperature to exceed 265°C at any time or permanent damage may result.

(2) Maximum power dissipation may be limited by overcurrent protection.

(3) Test board conditions:

(a) 2.5 inches × 2.5 inches, 4 layers, thickness: 0.062 inch

(b) 2-oz. copper traces located on the top of the PCB

(c) 2-oz. copper ground planes on the 2 internal layers and bottom layer

(d) 48 (0.010-inch) thermal vias located under the device package

(4) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

(5) Power rating at a specific ambient temperature  $T_A$  should be determined with a junction temperature below 220°C. This is the point where distortion starts to substantially increase. Thermal management of the PCB should strive to keep the junction temperature at or below 220°C for best performance and long-term reliability.

- (6) Power rating at a specific ambient temperature  $T_A$  should be determined with a junction temperature below 135°C. This is the point where distortion starts to substantially increase. Thermal management of the PCB should strive to keep the junction temperature at or below 230°C for best performance and long-term reliability.
- (7) Values listed in the underfill column were derived using properties from a composite, generic silver filled epoxy underfill. They are not product specific.
- (8) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (9) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (10) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (11) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $R_{\theta JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (12) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $R_{\theta JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (13) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



## <span id="page-8-0"></span>**7.5 Electrical Characteristics for TPS7H1201**

1.5 V ≤ V<sub>IN</sub> ≤ 7 V, V<sub>OUT(target)</sub> = V<sub>IN</sub> − 0.3 V, I<sub>OUT</sub> = 10 mA, V<sub>EN</sub> = 1.1 V, C<sub>OUT</sub> = 22 μF, PG terminal pulled up to V<sub>IN</sub> with 50 kΩ, over operating temperature range (T $_{\rm J}$  = –55°C to 210°C), unless otherwise noted. Typical values are at T $_{\rm J}$  = 25°C.



(1) Based upon using 0.1% resistors.

 $(2)$  Line and load regulations done under pulse condition for T < 10 ms.

Copyright © 2013–2014, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAS4H&partnum=TPS7H1201-HT) Feedback* 9

## **Electrical Characteristics for TPS7H1201 (continued)**

1.5 V ≤ V<sub>IN</sub> ≤ 7 V, V<sub>OUT(target)</sub> = V<sub>IN</sub> − 0.3 V, I<sub>OUT</sub> = 10 mA, V<sub>EN</sub> = 1.1 V, C<sub>OUT</sub> = 22 μF, PG terminal pulled up to V<sub>IN</sub> with 50 kΩ, over operating temperature range (T $_{\rm J}$  = –55°C to 210°C), unless otherwise noted. Typical values are at T $_{\rm J}$  = 25°C.



(3) Any external pullup voltage should not exceed 1.188 V.



## <span id="page-10-0"></span>**7.6 Electrical Characteristics for TPS7H1101**

1.5 V ≤ V<sub>IN</sub> ≤ 7 V, V<sub>OUT(target)</sub> = V<sub>IN</sub> − 0.35 V, I<sub>OUT</sub> = 10 mA, V<sub>EN</sub> = 1.1 V, C<sub>OUT</sub> = 22 μF, PG terminal pulled up to V<sub>IN</sub> with 50 kΩ, over operating temperature range (T $_{\rm J}$  = –55°C to 125°C), unless otherwise noted. Typical values are at T $_{\rm J}$  = 25°C.



(1) The output voltage accuracy of condition at  $I_{\text{OUT}} = 2$  A and  $I_{\text{OUT}} = 3$  A is specified by characterization, but not production tested.<br>(2) Based upon using 0.1% resistors.

Based upon using 0.1% resistors.

 $(3)$  Line and load regulations done under pulse condition for  $t < 10$  ms.

### **EXAS STRUMENTS**

# **[TPS7H1201-HT](http://www.ti.com/product/tps7h1201-ht?qgpn=tps7h1201-ht), [TPS7H1101-SP](http://www.ti.com/product/tps7h1101-sp?qgpn=tps7h1101-sp)**

SLVSAS4H –JUNE 2013–REVISED DECEMBER 2014 **[www.ti.com](http://www.ti.com)**

## **Electrical Characteristics for TPS7H1101 (continued)**

1.5 V ≤ V<sub>IN</sub> ≤ 7 V, V<sub>OUT(target)</sub> = V<sub>IN</sub> − 0.35 V, I<sub>OUT</sub> = 10 mA, V<sub>EN</sub> = 1.1 V, C<sub>OUT</sub> = 22 μF, PG terminal pulled up to V<sub>IN</sub> with 50 kΩ, over operating temperature range (T $_{\rm J}$  = –55°C to 125°C), unless otherwise noted. Typical values are at T $_{\rm J}$  = 25°C.



(4) The parameter is specified to the limit in characterization, but not production tested.<br>(5) The maximum limit of the  $I_{CL}$  parameter is specified to the limit in characterization, b

The maximum limit of the  $I_{CL}$ parameter is specified to the limit in characterization, but not production tested.



### **Electrical Characteristics for TPS7H1101 (continued)**

1.5 V ≤ V<sub>IN</sub> ≤ 7 V, V<sub>OUT(target)</sub> = V<sub>IN</sub> − 0.35 V, I<sub>OUT</sub> = 10 mA, V<sub>EN</sub> = 1.1 V, C<sub>OUT</sub> = 22 μF, PG terminal pulled up to V<sub>IN</sub> with 50 kΩ, over operating temperature range (T $_{\rm J}$  = –55°C to 125°C), unless otherwise noted. Typical values are at T $_{\rm J}$  = 25°C.



(6) This maximum limit applies to SMD 5962R13202 post 100 kRads (Si) test at 25°C.

(7) Any external pullup voltage should not exceed 1.188 V.

# **7.7 Typical Characteristics (TPS7H1201-HT)**

<span id="page-13-0"></span>



### **Typical Characteristics (TPS7H1201-HT) (continued)**



## **7.8 Typical Characteristics (TPS7H1101-SP)**

<span id="page-15-0"></span>



## <span id="page-16-0"></span>**8 Detailed Description**

## <span id="page-16-1"></span>**8.1.1 TPS7H1101**

The TPS7H1101 is 3-A, 1.5- to 7-V LDO linear regulator that uses PMOS pass element configuration.

It uses TI's proprietary process to achieve low noise, high PSRR combined with high thermal performance in a 16-pin ceramic flatpack package (HKR).

A number of features are incorporated in the design to provide high reliability and system flexibility. Current foldback, overload, current limit, and thermal protection are incorporated in the design to make it viable for harsh environments.

A resistor connected from the current sense (CS) terminal to VIN indicates voltage proportional to the output current. When CS is held high, foldback current limit is enabled. Shorting CS low disables the foldback current limit.

A resistor connected from the programmable current limit (PCL) terminal to ground sets the over current limit activation point. When overcurrent limit activation point is reached, it results in LDO going into current foldback mode. Output current is reduced to approximately 50% of the current limit set point.

TPS7H1101 incorporates thermal protection, which disables the output when the junction temperature rises approximately 185°C, allowing the device to cool. Depending on the power dissipation, thermal resistance, and ambient temperature, the thermal protection turns on. Cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

The device also has a current sense monitoring feature. A resistor connected from the CS terminal to VIN indicates voltage proportional to the output load current. *[PCL](#page-22-0)* provides a detailed description of this feature.

To provide system flexibility for demanding current needs, the LDO can be configured in parallel operation as indicated in [Figure](#page-18-2) 17. *Current [Sharing](#page-27-0)* provides detailed parallel operation information.

An enable feature is incorporated in the design allowing the user to enable or disable the LDO. Power Good, an open-drain connection, indicates the status of the output voltage. These provide the customers system flexibility in monitoring and controlling the LDO operation. When using the Enable function,  $V_{\text{IN}}$  voltage must be >3.5 V. For  $V_{\text{IN}}$  from 1.5 to 7 V, TPS7H1101 can be disabled using the Soft-Start (SS) terminal as described in *[Enable/Disable](#page-19-1)*.

## **8.1.2 TPS7H1201**

The TPS7H1201 is a 0.5-A, 1.5- to 7-V LDO linear regulator that uses PMOS pass element configuration.

It uses TI's proprietary process to achieve low noise, high PSRR combined with high thermal performance in a 16-terminal ceramic flatpack package (HKS) or KGD (bare die) package.

A number of features are incorporated in the design to provide high reliability and system flexibility. Overload protection is incorporated in the design to make it viable for harsh environments.

A resistor connected from the PCL terminal to ground sets the current limit activation point. When current limit activation point is reached, output voltage drops while output load current is maintained at current limit point.

The device also has a current sense monitoring feature. A resistor connected from the CS terminal to VIN indicates voltage proportional to the output load current. *[PCL](#page-22-0)* provides a detailed description of this feature.

To provide system flexibility for demanding current needs, the LDO can be configured in parallel operation as indicated in [Figure](#page-18-2) 17. *Current [Sharing](#page-27-0)* provides detailed parallel operation information.

An enable feature is incorporated in the design allowing the user to enable or disable the LDO. Power Good, an open-drain connection, indicates the status of the output voltage. These provide the customers' system flexibility in monitoring and controlling the LDO operation. When using the Enable function,  $V_{IN}$  voltage must be >3.5 V. For V<sub>IN</sub> from 1.5 to 7 V, TPS7H1201 can be disabled using the SS terminal as described in *[Enable/Disable](#page-19-1)*.

**[TPS7H1201-HT](http://www.ti.com/product/tps7h1201-ht?qgpn=tps7h1201-ht), [TPS7H1101-SP](http://www.ti.com/product/tps7h1101-sp?qgpn=tps7h1101-sp)**

SLVSAS4H –JUNE 2013–REVISED DECEMBER 2014 **[www.ti.com](http://www.ti.com)**



## <span id="page-17-0"></span>**8.2 Functional Block Diagrams**



**Figure 16. Block Diagram**



## **Functional Block Diagrams (continued)**



**Figure 17. Block Diagram (Parallel Operation)**

## <span id="page-18-2"></span><span id="page-18-0"></span>**8.3 Feature Description**

### <span id="page-18-1"></span>**8.3.1 Soft-Start**

capacitor charges up to 1.2 V.<br> $C_{SS} = \frac{t_{SS} \cdot I_{SS}}{V}$ Connecting a capacitor on the CS terminal to GND (C<sub>SS</sub>) slows down the output voltage ramp rate. The soft-start

$$
C_{ss} = \frac{t_{ss} \cdot I_{ss}}{V_{FB}}
$$

where

- $\bullet$   $t_{ss}$  = Soft-start time
- $I_{ss} = 2.5 \mu A$
- $V_{FB} = V_{REF} / 2 = 0.605 V$  (1)

## **8.3.2 Power Good (PG)**

Power Good terminal (9) is an open-drain connection and can be used to sequence multiple LDOs. [Figure](#page-19-2) 18 shows typical connection. As shown, maximum voltage at PG terminal must be limited to <1.2 V in order not to forward bias the internal MOSFET diode of PMOS current mirror circuitry.



## **Feature Description (continued)**





## <span id="page-19-2"></span><span id="page-19-0"></span>**8.4 Device Functional Modes**

### <span id="page-19-1"></span>**8.4.1 Enable/Disable**

For  $V_{IN}$  from 1.5 to 7 V, TPS7H1x01 can be disabled using the SS terminal. The minimum Soft-Start pulldown current is 10 μA, with soft-start to ground voltage of 400 mV or lower. External voltage applied to the SS terminal must be limited to 1.2-V maximum. Removing the logic-low condition on Soft-Start enables the device allowing the Soft-Start capacitor to get charged by the internal current source. Alternatively, for  $V_{IN} > 3.5 V$ , the device can be disabled by pulling the enable terminal to logic low. In all other cases, the enable terminal should be connected to  $V_{IN}$ .



## **Device Functional Modes (continued)**



**Figure 19. Enable/Disable**

<span id="page-20-0"></span>The circuit shown in [Figure](#page-20-0) 19 highlights the SS terminal 1 along with block diagram of internal circuitry. Circuitry in dashed outline is internal to the IC composed of PMOSFET current mirror. The PMOS current mirror sources current from the positive supply and external circuitry composed of  $Q_{ext}$  is used to sink current from SS terminal 1. As highlighted in the *Electrical [Characteristics](#page-8-0) for TPS7H1201* and *Electrical [Characteristics](#page-10-0) for TPS7H1101* tables – typical  $I_{SS}$  = 2.5 µA and max  $I_{SS}$  = 3.5 µA for TPS7H1101-SP. If  $I_{SS}$  current is exceeded, such as sinking higher current in excess of max  $I_{SS}$ , this disables the LDO.

See the *Electrical [Characteristics](#page-8-0) for TPS7H1201* and *Electrical [Characteristics](#page-10-0) for TPS7H1101* tables for the external sink current from SS terminal necessary to disable the IC. Exceeding maximum external sink current does not damage the device.

**STRUMENTS** 

## <span id="page-21-0"></span>**9 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### <span id="page-21-1"></span>**9.1 Application Information**

This TPS7H1x01 family of LDO linear regulators, with output current capability up to 3 A are targeted for harsh environment applications. This family of regulators has various features such as low dropout, soft start, output current foldback, high-side current sensing (where sensing voltage at CS pin provides voltage proportional to output current), and current sharing. Thus, multiple LDOs can be daisy chained to provide higher output current for the demanding applications.

## <span id="page-21-2"></span>**9.2 Typical Application**



**Figure 20. Typical Application Circuit**

### **9.2.1 Design Requirements**



### **9.2.2 Detailed Design Procedure**

### <span id="page-21-3"></span>*9.2.2.1 Adjustable Output Voltage (Feedback Circuit)*

oltage of the TPS7H1<br>
ge of the TPS7H1201-<br>
a resistor divider con<br>
R<sub>BOTTOM</sub> connected b<br>
n 2 to determine V<sub>OUT</sub><br>
(R<sub>TOP</sub> + R<sub>BOTTOM</sub>) • V<sub>FB</sub> The output voltage of the TPS7H1101-SP can be set to a user-programmable level between 0.8 and 6.65 V. The output voltage of the TPS7H1201-HT can be set to a user-programmable level between 0.8 and 6.8 V. Achieve this by using a resistor divider connected between V<sub>OUT</sub>, FB, and GND terminals. R<sub>TOP</sub> connected between V<sub>OUT</sub> and  $V_{FB}$ , and  $R_{BOTTOM}$  connected between  $V_{FB}$  and GND.

<span id="page-21-4"></span>Use [Equation](#page-21-4) 2 to determine  $V_{\text{OUT}}$ .

$$
V_{\text{OUT}} = \frac{(R_{\text{TOP}} + R_{\text{BOTTOM}}) \bullet V_{\text{FB}}}{R_{\text{BOTTOM}}}
$$

where

• 
$$
V_{FB} = 0.605 V
$$
 (2)



## **Table 2. Resistor Values for Typical Voltages**

## <span id="page-22-0"></span>*9.2.2.2 PCL*

<span id="page-22-1"></span>PCL resistor,  $R_{\text{pcl}}$ , sets the overcurrent limit activation point and can be calculated per [Equation](#page-22-1) 3.  $R_{\text{pcl}} = (CSR \times V_{\text{ref}}) / (I_{\text{CL}} - 0.0403)$ 

where

•  $V_{ref} = 0.605 V$ 

- $I_{CL}$  = programmable current limit (A)
- Current sense ratio (CSR) is the ratio of output load current to  $I_{CS}$ . The typical value of the CSR is 47394. (3)

[Figure](#page-22-2) 21 shows the output load current  $(I<sub>OUT</sub>)$  versus PCL terminal current  $(I<sub>CL</sub>)$ 

A suitable resistor  $R_{pol}$  must be chosen to ensure the CS terminal is within its operating range of 0.3 V to V<sub>IN</sub>.

For TPS7H1201-HT, the maximum PCL is 700 mA. The range of resistor that can be used on the PCL terminal to GND is 47 to 160 kΩ.

For TPS7H1101-SP, the maximum PCL is 3.5 A. The range of resistor that can be used on the PCL terminal to GND is 8.2 to 160 kΩ.



<span id="page-22-2"></span> $V_{IN} = 2.3 \text{ V}$   $V_{OUT} = 1.8 \text{ V}$   $y = 47394x + 0.0403$ 

 $Figure 21.$   $I_{OUT}$  (A) vs  $I_{PCL}$  ( $\mu$ A)

# *9.2.2.3 High-Side Current Sense*

*Ih-Side Curre*<br>hows the catios table. The<br> $I_{LOAD} + V_{offset}$ [Figure](#page-23-0) 22 shows the cascode NMOS current mirror. V<sub>cs</sub> must be in the range as specified in the *Electrical Characteristics* table. The following example shows the typical calculation of Rcs.

$$
I_{CS} = \frac{I_{LOAD} + V_{offset}}{CSR}
$$
  

$$
R_{CS} = \frac{V_{IN} - V_{CS}}{I_{CS}}
$$
 (4)

where

- I<sub>LOAD</sub> is the output load current.
- **CSR** is the current sense ratio. (5) (5)

When  $V_{IN}$  = 2.3 V, select  $V_{CS}$  = 2.05 V,  $I_{LOAD}$  = 3 A, CSR = 47394, and  $V_{offset}$  = 0.1899 A, then  $I_{CS}$  = 67.306  $\mu$ A and  $R_{CS} = 3.714$  kΩ.

**Figure 22. Cascode NMOS Current Mirror**

<span id="page-23-0"></span>For TPS7H1101-SP, [Figure](#page-23-1) 23 shows the typical curve V<sub>CS</sub> vs I<sub>OUT</sub> for V<sub>IN</sub> = 2.28 V and R<sub>CS</sub> = 3.65 kΩ. A resistor connected from the CS terminal to  $\mathsf{V}_{\mathsf{IN}}$  indicates voltage proportional to the output current.

2.00 2.05 2.10 0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 CS Pin Voltage (V) Load Current (A)  $V_{IN} = 2.3 \text{ V}$   $V_{OUIT} = 1.8 \text{ V}$   $y = 0.078x + 2.2853$ 

2.15 2.20 2.25 2.30 2.35

<span id="page-23-1"></span>







Monitoring current in CS terminal ( $I_{CS}$  vs  $I_{OUT}$ ) indicates the CSR between the main PMOSFET and the current sense MOSFET as shown in [Figure](#page-24-0) 24.



 $V_{IN} = 2.3 \text{ V}$   $V_{OUT} = 1.8 \text{ V}$ 

### **Figure 24. IOUT (A) vs ICS (A) (TPS7H1101-SP)**

<span id="page-24-0"></span>For TPS7H1201-HT, monitoring the voltage at the CS terminal indicates voltage proportional to the output current. [Figure](#page-23-1) 23 shows typical curve V<sub>CS</sub> vs I<sub>OUT</sub> for V<sub>IN</sub> = 2.28 V and R<sub>CS</sub> = 3.65 kΩ.



 $y = -0.0732x + 2.2804$ 



Monitoring current in CS terminal ( $I_{CS}$  vs  $I_{OUT}$ ) indicates the current sense ratio between the main PMOSFET and the current sense MOSFET as shown in [Figure](#page-24-0) 24.







**Figure 26. I**<sub>OUT</sub> (A) vs I<sub>CS</sub> (A)

[Figure](#page-25-0) 27 shows  $I<sub>OUT</sub>$  vs  $I<sub>CS</sub>$  when the voltage on CS terminal is varied from 0.3 to 7 V.







### <span id="page-25-0"></span>*9.2.2.4 Current Foldback*

- 1. The TPS7H1101-SP has a current foldback feature which can be enabled when the CS terminal is held high. Shorting CS low disables the foldback current limit.
- 2. With foldback current limit enabled, when current limit trip point is activated,
	- (a) Output voltage drops low
	- (b) Output current folds back to approximately 50% of the current limit trip point.

This results in minimizing the power loss under fault conditions. Monitoring the voltage at the CS terminal indicates voltage proportional to the output current.

### *9.2.2.5 Transient Response*

For TPS7H1101-SP, [Figure](#page-26-0) 28, [Figure](#page-26-0) 29, and [Figure](#page-26-0) 30 indicate the transient response behavior of the LDO for 50% step load change.

Channel 1: Output voltage overshoot/undershoot

Channel 2: Step load in current



### Channel 3: Input voltage

[Figure](#page-26-0) 31, [Figure](#page-26-0) 32, and [Figure](#page-26-0) 33 indicate the transient response behavior of the TPS7H1201-HT.

<span id="page-26-0"></span>

SLVSAS4H –JUNE 2013–REVISED DECEMBER 2014 **[www.ti.com](http://www.ti.com)**



### <span id="page-27-0"></span>*9.2.2.6 Current Sharing*

For demanding load requirements, multiple LDOs can be paralleled as indicated in [Figure](#page-18-2) 17. In parallel mode, the CS terminal of LDO1 must be connected to the PCL terminal of LDO2 via a series resistor,  $R_{\text{Cl}}$ , and CS terminal of LDO2 must be connected to PCL terminal of LDO1 via series resistor,  $R_{\text{Cl}}$ . The typical value of  $R_{\text{Cl}}$  in parallel operation is 3.75 kΩ for current limit >6 A. In parallel configuration, R<sub>CL</sub> (resistor from PCL to GND) and  $R_{CS}$  (resistor from CS terminal to  $V_{\text{N}}$ ) must be left open (unpopulated). The  $R_{CL}$  value must be selected so that the operating condition of the CS terminal is maintained, as specified in the *Electrical [Characteristics](#page-8-0) for [TPS7H1201](#page-8-0)* and *Electrical [Characteristics](#page-10-0) for TPS7H1101* tables. The current from PCL through RCL of LDO1 is determined by the output load current of LDO2 divided by the CSR. Hence, the voltage at CS terminal of the LDO1 is 0.605 V – ((output load current of LDO2 + 0.2458) / CSR x R<sub>CL</sub>). Typical value of R<sub>CL</sub> is 3.65 kΩ. This parallel configuration provides higher reliability (MTBF) for system needs due to reduced stress on the components, as the load current is shared between the two LDOs.

Alternately, it can also provide twice the output current to meet system needs. When using two LDOs in parallel operation for higher output load current, use POL TPS50x01 as an input source.





#### *9.2.2.7 Compensation*

[Figure](#page-28-0) 36 shows a generic block diagram for TPS7H1101-SP LDO with external compensation components. LDO incorporates nested loops, thus providing the high gain necessary to meet design performance.



**Figure 36. TPS7H1101-SP Compensation**

<span id="page-28-0"></span>*f* tor divider compose the capacitor  $C_{\text{OUT}}$  in  $F_{p,\omega} = \frac{1}{2\pi\pi\epsilon \sqrt{R}}$ Resistor divider composed of  $R_{top}$  and  $R_{bottom}$  determine the output voltage set points as indicated by [Equation](#page-21-4) 2. Output capacitor  $\mathsf{C}_{\mathsf{OUT}}$  introduces a pole and a zero as shown in the following.

$$
F_{p\_{co}} = \frac{1}{2 \cdot \pi \cdot C_o \cdot R_L}
$$
\n
$$
F_{z\_{co}} = \frac{1}{2 \cdot \pi \cdot C_o \cdot C_{cor}}
$$
\n(6)

 $F_p = \frac{1}{2 \cdot \pi \cdot C_o \cdot R}$ <br>*F<sub>p</sub>* =  $\frac{1}{2 \cdot \pi \cdot C \cdot R}$  $\textsf{C}_{\textsf{x}}$  introduces a pole to the feedback loop and should be selected to compensate for the output capacitor zero,  $F_{z}$ <sub>co</sub>.

$$
F_p = \frac{1}{2 \cdot \pi \cdot C_x \cdot R_{bottom}} \tag{8}
$$

 $\textsf{C}_{\textsf{x}}$  is calculated to be 1000 pF for  $\textsf{C}_{\textsf{o}}$  = 220 µF,  $\textsf{C}_{\textsf{esr}}$  = 45 m $\Omega$ .

Internal compensation in the LDO cancels the output capacitor pole introduced by  $\mathsf{C}_{\mathsf{OUT}}$  and  $\mathsf{R}_\mathsf{L}$ .

 $\rm C_{comp}$  introduces a dominant pole at low frequency. TI recommends that a  $\rm C_{comp}$  value of 10 nF be selected that is valid for all line and load conditions.

### *9.2.2.8 Output Noise*

<span id="page-28-1"></span>Output noise is measured using HP3495A. [Figure](#page-28-1) 37, [Figure](#page-28-1) 38, [Figure](#page-28-1) 39, and [Figure](#page-28-1) 40 show noise of the TPS7H1101-SP and TPS7H1201-HT in µV/√Hz vs Frequency.



### **[TPS7H1201-HT](http://www.ti.com/product/tps7h1201-ht?qgpn=tps7h1201-ht), [TPS7H1101-SP](http://www.ti.com/product/tps7h1101-sp?qgpn=tps7h1101-sp)**

SLVSAS4H –JUNE 2013–REVISED DECEMBER 2014 **[www.ti.com](http://www.ti.com)**



### *9.2.2.9 Capacitors*

TPS7H1X01 requires the use of a combination of tantalum and ceramic capacitors to achieve good volume to capacitance ratio. [Table](#page-30-0) 3 highlights some of the capacitors used in the device. TI recommends to follow proper derating guidelines as recommended by the capacitor manufacturer based upon output voltage and operating temperature.

Note that polymer-based tantalum capacitors must be derated to at least 60% of rated voltage, whereas manganese oxide (MnO<sub>2</sub>) based tantalum capacitors should be derated to 33% of rated voltage depending upon the operating temperature.

TI recommends to use a tantalum capacitor along with a 0.1-µF ceramic capacitor for improved performance. The device is stable for input and output tantalum capacitor values of 10 to 220 µF with the ESR range of 10 mΩ to 2 Ω. However, the dynamic performance of the device varies based on load conditions and the capacitor values used.

It is important to ensure that good design layout practice be followed to ensure that the traces connecting  $V_{IN}$  to GND terminals of LDO and  $V_{\text{OUT}}$  to GND terminals of LDO should be kept short to reduce inductance. Trace length should be no longer than 5 cm.



# **[TPS7H1201-HT](http://www.ti.com/product/tps7h1201-ht?qgpn=tps7h1201-ht), [TPS7H1101-SP](http://www.ti.com/product/tps7h1101-sp?qgpn=tps7h1101-sp)**

**[www.ti.com](http://www.ti.com)** SLVSAS4H –JUNE 2013–REVISED DECEMBER 2014

## **Table 3. TPS7H1X01 Capacitors**

<span id="page-30-0"></span>

(1) Operating temperature is –55°C to 125°C.

### **9.2.3 Application Curves**





## <span id="page-31-0"></span>**10 Power Supply Recommendations**

This device is designed to operate with an input voltage supply up to 7 V. The minimum input voltage should provide adequate headroom greater than the dropout voltage for the device to have a regulated output. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

## <span id="page-31-1"></span>**11 Layout**

## <span id="page-31-2"></span>**11.1 Layout Guidelines**

- For best performance, all traces should be as short as possible.
- Use wide traces for IN, Out and GND to minimize the parasitic electrical effects.
- TI recommends a minimum output capacitor of 22uF with ESR of 1ohm or less to prevent oscillations. X7R dielectrics are preferred. See table 2 for various capacitor recommendations.
- Place the output capacitors (COUT) as close as possible to the OUT pin of the device.
- Enable pin pulled up to Vin
- Soft Start pin can be used to perform enable/ disable function as shown in [Figure](#page-20-0) 19.

## <span id="page-31-3"></span>**11.2 Layout Example**



**Figure 45. PCB Layout Example**



## <span id="page-32-1"></span>**12 Device and Documentation Support**

## <span id="page-32-2"></span>**12.1 Device Support**

### **12.1.1 Third-Party Products Disclaimer**

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

## <span id="page-32-0"></span>**12.2 Related Links**

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.



### **Table 4. Related Links**

## <span id="page-32-3"></span>**12.3 Trademarks**

All trademarks are the property of their respective owners.

### <span id="page-32-4"></span>**12.4 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## <span id="page-32-5"></span>**12.5 Glossary**

#### [SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## <span id="page-32-6"></span>**13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2)** Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com 10-Apr-2015

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

HKR (R-CDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in millimeters (inches). This drawing is subject to change without notice. **B.**
- This package is hermetically sealed with a metal lid. Lid and heat slug are connected to pin 8 (Gnd). C.
- D. The terminals will be gold plated.



HKS (R-CDFP-F16)

CERAMIC DUAL FLATPACK



**NOTES:** A. All linear dimensions are in millimeters (inches).

- This drawing is subject to change without notice. **B.**
- This package can be hermetically sealed with a metal lid. C.
- D. The terminals will be gold plated.
- E. Pin 8 is connected to lid and heat slug.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.



Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated