	-1							F	REVISI	ONS							1				
LTR					DESCRIPTION								DA	TE (YR	R-MO-DA	A)		APPR	OVED		
А	Tabl 1.75		d V _{OL}	paran	neters.	1.3:	Chang	je P _D f	rom 1.	5 W to)		8	4-03-0	2		M. A. Frye				
В				ts, add wavef		Hz dev	ice, re	vise op	perating	g temp	erature	Э	8	5-12-1	6		M. A. Frye				
С	sour corre	ce, cha espond	ange p ding wa	y drawi arame aveforn orial cha	ters 28 ns on f	3, 57, a igure 6	and 58 3. Add	in tabl I vendo	le I and or CAC	the			8	7-04-2	3		M.	A. Frye	e		
D	Dele CAG	te figu E nun	res 2 a nber 04)4. Ch ind 3. 4713 a out doo	Chang s appr	je CAC oved s	GE nur	nber to	o 6726	8. Del	ete vei		8	8-04-0	1		M.	A. Frye	e		
E				U. Ch supplie									8	9-11-1	6		М.	A. Frye	Э		
F	addi num	tions a	nd cor 324 as	rection	al resistance for case U from 20° C/W to 10 ections to figure 1, case outline U; delete v an approved source; change vendor CAG						dor C		9	2-10-0	5		M.	L. Poe	lking		
CURREN REV		GE C		672	68																
	+																				
SHEET	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F						
REV SHEET	<u>г</u> 15	г 16	г 17	г 18	г 19	г 20	г 21	г 22	г 23	г 24	г 25	г 26	г 27	г 28	г 29						
REV STAT		10	17	RE\		20	F	 F	 F	E	 F	_20 F	/ F	_20 F	9 F	F	F	F	F	F	
OF SHEET				SHE			1	2	3	4	5	6	7	8	9	10	11	12	13	14	
PMIC N/A				PREF	PARED	BY A. Rauc	:h						SE EL	ECTR		S SUF	PLY				
MI	DARDI LITAR` RAWING	Y		-	CKED E ⁄Ionnin	3Y									, 0110						
AV FOR L	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS											PROC _ITHIC		OR, 10 CON	6-						
AND AGE DEPARTME	NCIES	OF TH		DRA		APPRO' -09-28	VAL DA	TE		SIZE		CAG	E CO	DE			82	021			
AN	/ISC N//	4		REVI	SION L	EVEL F				A SHE	ET		14933	5	OF		29				
											'		•				23				
DESC FORM 1	.93			•						-									962-5		

JUL 91

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE			
1.1 <u>Scope</u> . This drawing describes device requirements for "Provisions for the use of MIL-STD-883 in conjunction with comp			2.1 of MIL-STD-883,
1.2 Part or Identifying Number (PIN). The complete PIN shall	be as shown in the	following example:	
<u>5962-82021</u> <u>01</u>	<u> </u>	<u>X</u>	
Drawing number Device type (1.2.1)	Case outline (1.2.2)	Lead finish per MIL-M-38510	
1.2.1 <u>Device type(s)</u> . The device type(s) shall identify the circu	iit function as follow	s:	
Device type Generic number	<u>Circuit</u>	function	
01 68000-6		ction microprocessor	
02 68000-8 03 68000-10		ction microprocessor ction microprocessor	
04 68000-12		ction microprocessor	
1.2.2 <u>Case outline(s)</u> . The case outline(s) shall be as designate	ed in MIL-STD-183	5, and as follows:	
Outline letter Descriptive designator Termi	nals	Package style	
T CMGA2-PN 68		l array	
U See figure 1 68		ded chip carrier	(1. (1
X CQCC1-N68 68 Y CDIP1-T64 64		lare leadless chip carrier wit Il-in-line package	th thermal pad
Z CQCC1-N68 68		are leadless chip carrier	
Supply voltage range Storage temperature range Maximum power dissipation, (P _D) Lead temperature (soldering 5 seconds) Junction temperature (T _J) Thermal resistance, junction to case (Θ_{JC}): Case T Case U Cases X, Y, and Z 1.4 <u>Recommended operating conditions</u> .			50° C
Supply voltage range (V _{CC})			V dc Hz Hz ЛHz ЛHz
STANDARD	SIZE		00004
MILITARY DRAWING	A		82021
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 2

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standard, and bulletin</u>. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510	-	Microcircuits, General Specification for.
-------------	---	---

STANDARD

MILITARY

MIL-STD-883	-	Test Methods and Procedures for Microelectronics.
MIL-STD-1835	-	Microcircuit Case Outlines.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

3.2.1 <u>Case outline(s)</u>. The case outlines shall be in accordance with 1.2.2 herein and figure 1.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	3

		TABLE I. Electr	rical performance of	characteristic:	<u>s</u> .			
Test	Symbol	-55° C ≤ T _C 4.75 V ≤ V	itions <u>1</u> / _C ≤ +110° C _{CC} ≤ 5.25 V wise specified	Waveform number (see figure 3)	Group A subgroups	Lin	nits Max	Unit
				ς,				
High level output voltage all outputs	V _{OH1}	l _{OH} = -400 μA			1, 2, 3	2.4		V
High level output voltage enable only	V _{OH2}	l _{OH} = -400 μA, R pull-up = 1.1 k	.Ω		1, 2, 3	V _{CC} - .75		V
Low level output voltage A1-23, FC0-2, BG	V _{OL1}	V _{CC} = 4.75 V	I _{OL} = 3.2 mA		1, 2, 3		0.5	V
Low level output voltage	V _{OL2}		I _{OL} = 1.6 mA		1, 2, 3		0.5	V
Low level output voltage AS, R/W, D0-15, UDS, LDS, VMA, E	V _{OL3}		I _{OL} = 5.3 mA		1, 2, 3		0.5	V
Low level output voltage	V _{OL4}	I _{OL} = 5.0 mA			1, 2, 3		0.5	V
High-impedance (off- state) output current (HIGH)	I _{ОНZ}	V _O = 2.4 V			1, 2, 3		20	μA
High-impedance (off- state) output current (LOW)	I _{OLZ}	V _O = 0.4 V			1, 2, 3	-20		μA
High level input current; all inputs <u>2</u> /	I _{IH1}	V _{IN} = 5.25 V			1, 2, 3		2.5	μA
High level input current HALT, RESET	I _{IH2}				1, 2, 3		20	μA
Low level input current; all inputs <u>2</u> /	I _{IL1}	V _{IN} = 0 V			1, 2, 3	-2.5		μA
Low level input current HALT, RESET	I _{IL2}				1, 2, 3	-20		μA
Supply current	I _{CC}	V _{CC} = 5.25 V <u>3</u>	<u>3</u> /		1, 2, 3		333	mA
Capacitance	C _{IN}	V _{IN} = 0 V, freque	ency = 1 MHz		4		20	pF
Functional tests		See 4.3.1d			7, 8			

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	4

Test	Symbol	-55° C ≤ T _C ≤ +110° C 4.75 V ≤ V _{CC} ≤ 5.25 V	(see	Group A sub-	Dev type 6 M	01	Dev type 8 M	02	Dev type 10 N	03	Dev type 12.5	04	Unit
		unless otherwise specified	figure 3)	groups	Min	Max	Min	Max	Min	Max	Min	Max	
Clock period	t _{cyc}	GND = 0 V	1	9,10,11	167	250	125	250	100	250	80	250	ns
Clock width low	t _{CL}	C _L = 130 pF See figure 3	2	9,10,11	75	125	55	125	45	125	35	125	ns
Clock width high	t _{CH}		3	9,10,11	75	125	55	125	45	125	35	125	ns
Clock fall time	t _{Cf}	!	4	9,10,11		10		10		10		5	ns
Clock rise time	t _{Cr}]	5	9,10,11		10		10		10		5	ns
Clock low to address	t _{CLAV}	4	6	9,10,11		80		70		60		55	ns
Clock high to FC valid	^t CHFC∨		6A	9,10,11		80		70		60		55	ns
Clock high to address data high impedance (maximum)	^t CHADZ		7 <u>4</u> /	9,10,11		100		80		70		60	ns
Clock high to address/FC invalid (minimum)	^t CHAF]	8 <u>5</u> /	9,10,11	0		0		0		0		ns
Clock high to \overline{AS} , \overline{DS} low (maximum)	^t CHSL		9 <u>6</u> /	9,10,11	0 <u>7</u> /	70	0 <u>7</u> /	60	0 <u>7</u> /	55	0 <u>7</u> /	55	ns
Clock high to \overline{AS} , \overline{DS} low (minimum)	^t CHSLn		<u>8</u> /	9,10,11									
Address to AS, DS (read) low/ AS write	^t avsl]	11 <u>9</u> /	9,10,11	35		30		20		0		ns
FC valid to AS, DS (read) low/ AS write	^t FCVSL		11A <u>9</u> / <u>10</u> /	9,10,11	70		60		50		40		ns
Clock low to AS, DS high	^t CLSH		12 <u>6</u> /	9,10,11		80		70		55		50	ns
AS, DS high to address/FC invalid	^t SHAFI		13 <u>9</u> / <u>10</u> /	9,10,11	40		30		20		10		ns
\overline{AS} , \overline{DS} width low (read)/ \overline{AS} write	t _{SL}		14 <u>9</u> / <u>10</u> /	9,10,11	337		240		195		160		ns
DS width low (write)	t _{DSL}		14A	9,10,11	170		115		95		80		ns

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	5

Test	Symbol	Conditions <u>1</u> / -55°C ≤ T _C ≤ +110°C 4.75 V ≤ V _{CC} ≤ 5.25 V unless otherwise	Waveform number (see	Group A sub-	Dev type 6 M	01	Dev type 8 M	02	Dev type 10 N	03	Dev type 12.5	04	Unit
		unless otherwise specified	figure 3)	groups	Min	Max	Min	Max	Min	Max	Min	Max	
$\overline{\text{AS}}, \overline{\text{DS}}$ width high	t _{SH}	GND = 0 V C _L = 130 pF	15 <u>9</u> / <u>10</u> /	9,10,11	180		150		105		65		ns
Clock high to \overline{AS} , \overline{DS} high impedance	^t CHCZ	See figure 3	16 <u>4</u> /	9,10,11		100		80		70		60	ns
AS, DS high to R/W high	^t SHRH		17 <u>9</u> / <u>10</u> /	9,10,11	50		40		20		10		ns
Clock high to R/W high (maximum)	^t CHRH		18 <u>6</u> /	9,10,11		80		70		60		60	ns
Clock high to R/W high (minimum)	^t CHRHn		<u>8</u> /	9,10,11									
Clock high to R/W low	^t CHRL		20 <u>6</u> /	9,10,11		80		70		60		60	ns
\overline{AS} low to R/ \overline{W} valid	^t ASRV		20A <u>10</u> / <u>11</u> /	9,10,11		20		20		20		20	ns
Address valid to R/W low (write)	^t AVRL		21 <u>9</u> / <u>10</u> /	9,10,11	25		20		0		0		ns
FC valid to R/W low (write)	^t FCVRL		21A <u>9</u> / <u>10</u> /	9,10,11	70		60		50		30		ns
R/₩ low to DS low (write)	t _{RLSL}		22 <u>9</u> / <u>10</u> /	9,10,11	140		80		50		30		ns
Clock low to data out valid (write)	^t CLDO		23	9,10,11		80		70		55		55	ns
Clock high to R/W VMA high impedance	^t CHRZ		<u>12</u> /	9,10,11									ns
AS, DS high to data out invalid (write)	^t SHDOI		25 <u>9</u> / <u>10</u> /	9,10,11	40		30		20		15		ns
Data out valid to DS low (write)	^t DOSL		26 <u>9</u> /	9,10,11	35		30		20		15		ns
Data in to clock low (setup time) (read)	^t DICL		27 <u>10</u> / <u>13</u> /	9,10,11	25		15		10		10		ns
See footnotes at end of	able.												

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	6

Test	Symbol	-55° C ≤ T _C ≤ +110° C 4.75 V ≤ V _{CC} ≤ 5.25 V	(see	Group A sub-	Dev type 6 M	01	Dev type 8 M	02	Dev type 10 N	03	Dev type 12.5	04	Unit
		unless otherwise specified	figure 3)	groups	Min	Max	Min	Max	Min	Max	Min	Max	
AS, DS high to DTACK high	^t SHDAH	GND = 0 V C _L = 130 pF	28 <u>9</u> / <u>10</u> /	9,10,11	0	325	0	245	0	190	0	150	ns
DS high to data (read) invalid (hold time)	t _{SHDII}	See figure 3	29 <u>10</u> /	9,10,11	0		0		0		0		ns
AS, DS high to BERR high	t _{SBEH}		30 <u>10</u> /	9,10,11	0		0		0		0		ns
DTACK low to data in (setup time)	^t DALDI		31 <u>9</u> / <u>10</u> / <u>13</u> /	9,10,11		120		90		65		50	ns
HALT and RESET input transition time	^t RHr,f		32 <u>4</u> /	9,10,11	0	200	0	200	0	200	0	200	ns
Clock high to \overline{BG} low	t _{CHGL}		33	9,10,11		80		70		60		50	ns
Clock high to BG high	^t CHGH		34 <u>10</u> /	9,10,11		80		70		60		50	ns
BR low to BG low	^t BRLGL		35 <u>10</u> /	9,10,11	1.5	3.5 +100 ns	1.5	3.5 +90 ns	1.5	3.5 +80 ns	1.5	3.5 +70 ns	Clk per.
BR low to BG high	^t BRLGH		36 <u>10</u> / <u>14</u> /	9,10,11	1.5	3.5 +100 ns	1.5	3.5 +90 ns	1.5	3.5 +80 ns	1.5	3.5 +70 ns	Clk per.
BGACK low to BG high	^t GALGH		37 <u>10</u> /	9,10,11	1.5	3.5 +100 ns	1.5	3.5 +90 ns	1.5	3.5 +80 ns	1.5	3.5 +70 ns	Clk per.
BGACK low to BR high (to prevent rearbitration)	^t GALBRH		37A <u>10</u> /	9,10,11	20 ns	1.5	20 ns	1.5	20 ns	1.5	20 ns	1.5	Clk per.
BG low to bus high impedance (with AS high)	^t GLZ		38 <u>4</u> /	9,10,11		100		80		70		60	ns
BG width high	^t GH		39 <u>10</u> /	9,10,11	1.5		1.5		1.5		1.5		Clk per.
Clock low to \overline{VMA} low	^t CLVML	1	40	9,10,11		80		70		70		70	ns
Clock low to E transition	^t CLET		41	9,10,11		85		70		55		45	ns
See footnotes at end of t	able.												

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	7

Test S	Symbol	Conditions <u>1</u> / -55° C ≤ T _C ≤ +110° C 4.75 V ≤ V _{CC} ≤ 5.25 V unless otherwise	Waveform number (see	Group A sub-	type	type 01 type 0		Device Device /pe 02 type 03 3 MHz 10 MHz		Device type 04 12.5 MHz		Unit	
		specified	3)	figure groups 3)	Min	Max	Min	Max	Min	Max	Min	Max	
E output rise and fall time	^t Er,f	GND = 0 V C _L = 130 pF See figure 3	42 <u>10</u> /	9,10,11		25		25		25		25	ns
VMA low to E high	t _{VMLEH}	See figure 3	43 <u>10</u> /	9,10,11	240		200		150		90		ns
AS, DS high to VPA high	t _{SHVPH}		44 <u>10</u> /	9,10,11	0	160	0	120	0	90	0	90	ns
E low to address/VMA/FC invalid	^t ELCAI		45 <u>10</u> /	9,10,11	35		30		10		10		ns
BGACK width low	t _{GAL}		46 <u>10</u> /	9,10,11	1.5		1.5		1.5		1.5		Clk per.
Asynchronous input setup/hold time	t _{ASI}	-	47 <u>13</u> /	9,10,11	25		20		20		20		ns
BERR low to DTACK	^t BELDAL		48 <u>10</u> / <u>15</u> /	9,10,11	25		20		20		20		ns
E low to AS, DS invalid	t _{SHEL}		49 <u>10</u> /	9,10,11	-80	+80	-70	+70	-55	+55	-45	+45	ns
E width high	t _{EH}		50 <u>10</u> /	9,10,11	600		450		350		280		ns
E width low	t _{EL}		51 <u>10</u> /	9,10,11	900		700		550		440		ns
E executed rise time	t _{EICHX}		<u>16</u> /	9,10,11									ns
Clock high to data out invalid	^t CHDOI		53 <u>10</u> /	9,10,11	0		0		0		0		ns
E low to data out invalid	t _{ELDOI}		54 <u>2</u> / <u>10</u> /	9,10,11	40		30		20		15		ns
R/₩ to data bus high impedance	t _{RLDBD}		55 <u>10</u> /	9,10,11	35		30		20		10		ns
HALT, RESET pulse width	^t HRPW		56 <u>10/ 15</u> / <u>17</u> /	9,10,11	10		10		10		10		Clk per.
$\frac{BGACK}{DS}$ high to \overline{AS} , \overline{DS} and R/W driven	t _{GASD}		57 <u>10</u> /	9,10,11	1.5		1.5		1.5		1.5		Clk per.

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	8


TABLE I. Electrical performance characteristics - Continued.													
Test Symbol Conditions <u>1</u> / -55° C ≤ T _C ≤ +110° C 4.75 V ≤ V _{CC} ≤ 5.25 V		(see	Group A sub-	6 M	e 01	Dev type 8 M	e 02	Dev type 10 N	e 03	Dev type 12.5 I	e 04	Unit	
		unless otherwise fi specified	figure 3)	groups		Max	Min	Max	Min	Max	Min	Max	
$\frac{BGACK}{VMA}$ high to FC, VMA driven	^t GAFCD	C _I = 130 pF	57A <u>10</u> /	9,10,11	1.0		1.0		1.0		1.0		Clk per.
\overline{BR} high to \overline{AS} , \overline{DS} and R/\overline{W} driven	^t BRHSD	See figure 3	58 <u>10</u> / <u>14</u> /	9,10,11	1.5		1.5		1.5		1.5		Clk per.
BR high to FC, ∇MA driven	^t BRHFD		58A <u>10</u> / <u>15</u> /	9,10,11	1.0		1.0		1.0		1.0		Clk per.


<u>1</u>/ $V_{CC} = 5 V \pm 5\%$.

 $\underline{2}$ / After V_{CC} has been applied for 100 ms.

- 3/ All outputs unloaded except for load capacitance. Clock should be either 4 MHz or F_{MAX}. Low; HALT, RESET, (part is held in reset). High; DTACK, BR, BGACK, TPLO-2, VPA, BERR.
- 4/ Guaranteed to the limits specified in table I, if not tested.
- 5/ FC invalid, as a minimum, tested initially and for process and design changes only.
- 6/ For a loading capacitance of less than or equal to 50 pF, subtract 5 ns from the values given in the maximum column.
- $\underline{7}$ / Not tested, for system design purposes only.
- 8/ Combined with the above parameter. Previous specification of 0 ns was theoretical and not attainable.
- 9/ Actual value depends on clock period.
- <u>10</u>/ As a minimum, tested initially and for process or design changes only.
- 11/ When AS and R/W are equally loaded (±20 percent), subtract 10 ns from the values given in these columns.
- 12/ Combined with 16, control bus specifications.
- 13/ If the asynchronous setup time (47) requirements are satisfied, the DTACK low to data setup time (31) requirement can be ignored. The data must only satisfy the data-in to clock-low setup time (27) for the following cycle.
- 14/ The processor will negate BG and begin driving the bus again if external arbitration logic negates BR before asserting BGACK.
- <u>15</u>/ If 47 is satisfied for both $\overline{\text{DTACK}}$ and $\overline{\text{BERR}}$, 48 may be 0 ns.
- 16/ Deleted, useful only if E clock used to drive clock input on a microprocessor.
- <u>17</u>/ For power up, the microprocessor must be held in reset state for 100 ms to all stabilization of on-chip circuitry. After the system is powered up, 56 refers to the minimum pulse width required to reset the system.

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL F	SHEET 9





Case U					
	Incl	hes	Millimeters		
Symbol	Min	Max	Min	Max	
А	125			3.175	
A1	.018	.030	0.457	0.889	
b	.018	.030	0.457	0.762	
с	.005	.010	0.127	0.254	
D/E	.940	.960	23.88	24.38	
е	.050	BSC			
e1	.800	BSC			
HD/HE	1.133	1.147	28.78	29.13	
L	.024	.040	0.610	1.016	
N	6	8	6	8	
R	.011	.034	0.279	0.864	
R1	.009		0.229		

NOTES:


- 1. A terminal 1 identification mark shall be located at the index corner in the shaded area shown. Terminal 1 is located immediately adjacent to and counterclockwise from the index corner. Terminal numbers increase in a counterclockwise direction when viewed as shown.
- 2. Generic lead attach dogleg depiction.
- 3. Dimension N: Number of terminals.
- 4. Corner shapes (square, notch, radius, etc.) may vary from that shown on the drawing. The index corner shall be clearly unique.
- 5. Metric equivalents are given for general information only.
- 6. Controlling dimension: inch.
- 7. Datums X and Y to be determined where center leads exit the body.
- 8. Dimensions b and c include lead finish.


FIGURE 1. <u>Case outlines</u> - Continued.

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	11

Device types 01, 02, 03, and 04

Case outline T






	10	9	8	7	6	5	4	3	2	1	
ſ	୕	୕	0	୦	୦	୦	୦	୦	୦	6	۵ (
	-	~	0	-	~	~	-	~	~	õ	В
	0	0	0					0	0	0	С
	0	0		_					0	0	D
	0	0		E		ТОМ ғы			0	0	E
	0	0			CA				0	0	F
	0	0			1	ſ			0	0	G
	0	0	0					0	0	0	н
	-	-	0	-	-	-	-	-	-	0	J
Į	0	0	0	0	0	0	0	0	0	0	ļк
`-											


Pin	Function	Pin	Function	Pin	Function	Pin	Function
1A	NC	9K	A9	3A	D1	9H	A12
1B	DTACK	10K	NC	2A	AS	9G	A15
1C	BGACK	10J	A14	2B	LDS	9F	A18
1D	BR	10H	A16	2C	BG	9E	V _{CC}
1E	CLK	10G	A17	2D	V _{CC}	9D	GND
1F	HALT	10F	A19	2E	GND	9C	A23
1G	VMA	10E	A20	2F	RESET	9B	D14
1H	E	10D	A21	2G	VPA	8B	D11
1J	BERR	10C	A22	2H	TPL2	7B	D9
1K	NC	10B	D15	2J	TPLO	6B	D6
2K	FC2	10A	D12	3J	FC1	5B	D3
3K	FC0	9A	D10	4J	NC	4B	D0
4K	A1	8A	D8	5J	A2	3B	UDS
5K	A3	7A	D7	6J	A5	3C	R/W
6K	A4	6A	D5	7J	A8	3H	TPL1
7K	A6	5A	D4	8J	A10	8H	A13
8K	A7	4A	D2	9J	A11	8C	D13

FIGURE 2. Terminal connections.

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	12




JUL 91



JUL 91


Device types 01	<u>, 02, 03, and 04</u>		
Case of	utline Y		
	/		
D4 🖂 1 👁	64	D5	
D3 [2	63	D6	
D2 🗔 3	62	D7	
D1 4	61	D8	
D0 5	60	D9	
<u>AS</u> <u></u> 6	59	D10	
	58	D11	
	57	D12	
R∕₩ 9	56	D13	
	55	D14	
	54	D15	
BGACK [] 12 BR [] 13	53 52	GND A23	
V _{CC} 13	51	A23	
СLК [] 15	50	A21	
GND [16	49		
HALT 17	48	A20	
RESET [18	47	A19	
VMA [19	46	A18	
E 20	45	A17	
VPA 21	44	A16	
BERR 22	43	A15	
	42	A14	
	41	A13	
IPLO 25	40	A12	
FC2 26	39	A11	
FC1 27	38	A10	
FC0 28	37	A9	
A1 29 A2 30	36 35	A8	
A2 30 A3 31	34	A7	
A4 32	33	A6 A5	
	55		
FIGURE 2. Terminal connect	tions (top view) -	Continued.	
	SIZE		
STANDARD MILITARY DRAWING	Α		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	15
DESC FORM 193A			


JUL 91





NOTE: $R_L = 6.0 \text{ k}\Omega$ for \overline{AS} , A1 - A23, \overline{BG} , D0 - D15, E, FC0 - FC2, \overline{LDS} , R/W, \overline{UDS} , and \overline{VMA}






NOTES:

Read cycle timing diagrams

- 1. Setup time for the asynchronous input BGACK, TPLO-2, and VPA guarantees their recognition at the next falling edge of the clock.
- 2. BR need fall at this time only to insure being recognized at the end of this bus cycle.
- 3. Unless otherwise noted, timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 and 2.0 volts.

FIGURE 3.	Switching test circuit and waveforms - Continued.


STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	17




STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	18


1.

2.






DESC FORM 193A JUL 91




Bus arbitration timing diagram - idle bus case

DESC FORM 193A JUL 91



Bus arbitration timing diagram - multiple bus requests

DESC FORM 193A JUL 91



3.8 <u>Notification of change</u>. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, D, or E using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minimum sample size of 5 devices with zero rejects shall be required.
- d. Subgroups 7 and 8 shall consist of verifying the functionality of the device. The instruction set forms a part of the vendors test tape and shall be maintained and available from the approved sources of supply.

4.3.2 Groups C and D

inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, D, or E using the circuit submitted with the certificate of compliance (see 3.6 herein).
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	24

TABLE II. Electrical test requirements.				
MIL-STD-883 test requirements	Subgroups (per method 5005, table I)			
Interim electrical parameters (method 5004)	1, 7			
Final electrical test parameters (method 5004)	1*, 2*, 7, 8 (at 110°C only) 9, 10, 11			
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11			
Groups C and D end-point electrical parameters (method 5005)	2, 8 (at 110°C only)			

* PDA applies to subgroup 1 or 2.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

6.2 <u>Replaceability</u>. Replaceability is determined as follows:

- a. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- b. When a QPL source is established, the device specified in this drawing will be replaced by the microcircuit identified as part number M38510/540--B--.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECT, telephone (513) 296-6022.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8526.

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	25

6.6 Terminal and pin definitions.

Signal summary. The input and output signals can be functionally organized into groups shown on figure 4 and in table III.

	TABLE III.	<u>Signal summary.</u>	1	1	
Signal Name	Mnemonic	Input/output	Active state	Н	i-Z
				On HALT	On BGACK
Address bus	A1-A23	Output	High	Yes	Yes
Data bus	D0-D15	Input/output	High	Yes	Yes
Address strobe	ĀS	Output	Low	No	Yes
Read/write	R/₩	Output	read-high write-low	No	Yes
Upper and lower data strobes	UDS, LDS	Output	Low	No	Yes
Data transfer acknowledge	DTACK	Input	Low	No	No
Bus request	BR	Input	Low	No	No
Bus grant	BG	Output	Low	No	No
Bus grant acknowledge	BGACK	Input	Low	No	No
Interrupt priority level	TPLO, TPL1, TPL2	Input	Low	No	No
Bus error	BERR	Input	Low	No	No
Reset	RESET	Input/output	Low	No <u>1</u> /	No <u>1</u> /
Halt	HALT	Input/output	Low	No <u>1</u> /	No <u>1</u> /
Enable	E	Output	High	No	No
Valid memory address	VMA	Output	Low	No	Yes
Valid peripheral address	VPA	Input	Low	No	No
Function code output	FC0, FC1, FC2	Output	High	No	Yes
Clock	CLK	Input	High	No	No
Power Input	V _{CC}	Input			
Ground	GND	Input			

1/ Open drain

<u>Address bus (A1 through A23)</u>. This 23-bit, unidirectional, three-state bus is capable of addressing 8 megawords of data. It provides the address for bus operation during all cycles except interrupt cycles. During interrupt cycles, address lines A1, A2, and A3 provide information about what level interrupt is being serviced while address lines A4 through A23 are all set to a logic high.

<u>Data bus (D0 through D15)</u>. This 16-bit, bidirectional, three-state bus is the general purpose data path. It can transfer and accept data in either word or byte length. During an interrupt acknowledge cycle, the external device supplies the vector number on data lines D0 through D7.

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	26

<u>Asynchronous bus control</u>. Asynchronous data transfers are handled using the following control signals: Address strobe, read/write, upper and lower data strobes, and data transfer acknowledge. These signals are explained in the following paragraphs.

<u>Address strobe (\overline{AS}) </u>. This signal indicates that there is a valid address on the address bus.

<u>Read/write (R/W</u>). This signal defines the data bus transfer as a read or write cycle. The R/W signal also works in conjunction with the upper and lower data strobes as explained in the following paragraph.

<u>Upper and lower data strobes (UDS, LDS)</u>. These signals control the data on the data bus as shown in table IV. When the R/W line is high, the processor will read from the data bus as indicated. When the R/W line is low, the processor will write to the data bus as shown.

UDS	LDS	R/W	D8-D15	D0-D7
High	High		No valid data	No valid data
Low	Low	High	Valid data bits 8-15	Valid data bits 0-7
High	Low	High	No valid data	Valid data bits 0-7
Low	High	High	Valid data bits 8-15	No valid data
Low	Low	Low	Valid data bits 8-15	Valid data bits 0-7
High	Low	Low	Valid data bits 0-7	Valid data bits 0-7
Low	High	Low	Valid data bits 8-15	Valid data bits 8-15

TABLE IV. Data strobe control of data bus.

<u>Data transfer acknowledge (DTACK)</u>. This input indicates that the data transfer is completed. When the processor recognizes DTACK during a read cycle, data is latched and the bus cycle terminated. When DTACK is recognized during a write cycle, the bus cycle is terminated.

Bus arbitration control. These three signals form a bus arbitration circuit to determine which device will be the bus master device.

Bus request (BR). This input is wire ORed with all other devices that could be bus masters. This input indicates to the processor that some other device desires to become the bus master.

Bus grant (BG). This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

Bus grant acknowledge (BGACK). This input indicates that some other device has become the bus master. This signal cannot be asserted until the following four conditions are met:

- a. A bus grant has been received.
- b. Address strobe is inactive which indicates that the microprocessor is not using the bus.
- c. Data transfer acknowledge is inactive which indicates that either memory or the peripherals are not using the bus.
- d. Bus grant acknowledge is inactive which indicates that no other device is still claiming bus mastership.

Interrupt control (<u>TPLO</u>, <u>TPL1</u>, <u>TPL2</u>). These input pins indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority while level zero indicates that no interrupts are requested. The least significant bit is contained in <u>TPLO</u> and the most significant bit is contained in <u>TPLO</u>.

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	27

System control. The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred. The three system control inputs are explained in the following paragraphs.

Bus error (BERR). This input informs the processor that there is a problem with the cycle currently being executed. Problems may be a result of:

- a. Nonresponding devices.
- b. Interrupt vector number acquisition failure.
- c. Illegal access request as determined by a memory management unit.
- d. Other application dependent errors.

The bus error signal interacts with the halt signal to determine if exception processing should be performed or the current bus cycle should be retired.

<u>Reset (RESET)</u>. This bidirectional signal line acts to reset (initiate a system initialization sequence) the processor in response to an external reset signal. An internally generated reset (result of a RESET instruction) causes all external devices to be reset and the internal state of the processor is not affected. A total system reset (processor and external devices) is the result of external halt and reset signals applied at the same time.

Halt (HALT). When this bidirectional line is driven by an external device, it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state lines are put in their impedance state.

When the processor has stopped executing instructions, such as in a double bus fault condition, the halt line is driven by the processor to indicate to external devices that the processor has stopped.

<u>Peripheral control</u>. These control signals are used to allow the interfacing of synchronous peripheral devices with the asynchronous processor. These signals are explained in the following paragraphs.

Enable (E). This signal is the standard enable signal common to all peripheral devices. The period for this output is ten clock periods (six clocks low; four clocks high).

<u>Valid peripheral address (VPA)</u>. This input indicates that the device or region addressed is a family device and that data transfer should coincide with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt.

<u>Valid memory address</u> (\overline{VMA}). This output is used to indicate to peripheral devices that there is a valid address on the address bus and the processor is synchronized to enable. This signal only responds to a valid peripheral address (\overline{VPA}) input which indicates that the peripheral is a family device.

<u>Processor status (FC0, FC1, FC2)</u>. These function code outputs indicate the mode (user or supervisor) and the cycle type currently being executed as shown in table V. The information indicated by the function code outputs is valid whenever address strobe (AS) is active.

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	28

FC2	FC1	FC0	Cycle type	
Low	Low	Low	(Undefined, reserved)	
Low	Low	High	User data	
Low	High	Low	User program	
Low	High	High	(Undefined, reserved)	
High	Low	Low	(Undefined, reserved)	
High	Low	High	Supervisor data	
High	High	Low	Supervisor program	
High	High	High	Interrupt acknowledge	

TABLE V. Function code outputs.

<u>Clock (CLK)</u>. The clock input is a TTL compatible signal that is internally buffered for development of the internal clocks needed by the processor. The clock input shall be a constant frequency.

6.7 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECC.

STANDARD MILITARY DRAWING	SIZE A		82021
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		F	29

STANDARDIZED MILITARY DRAWING SOURCE APPROVAL BULLETIN

DATE: 92-10-05

Approved sources of supply for SMD 5962-82021 are listed below for immediate acquisition only and shall be added to MIL-BUL-103 during the next revision. MIL-BUL-103 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DESC-ECC. This bulletin is superseded by the next dated revision of MIL-BUL-103.

Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
8202101TX	18778	TS68000MRB/C6
8202101YX	18778	TS68000MCB/C6
8202101ZX	18778	TS68000MEB/C6
8202102TX	04713 18778	68000-8/BZAJC TS68000MRB/C8
8202102UC	04713	68000-8/BYCJC
8202102XX	04713	68000-8T/BUXJC
8202102YX	04713 18778	68000-8/BXAJC TS68000MCB/C8
8202102ZX	04713 18778	68000-8/BUXJC TS68000MEB/C8
8202103TX	04713 18778	68000-10/BZAJC TS68000MRB/C10
8202103UC	04713	68000-10/BYCJC
8202103XX	04713	68000-10T/BUXJC
8202103YX	04713 18778	68000-10/BXAJC TS68000MCB/C10
8202103ZX	04713 18778	68000-10/BUCJC TS68000MEB/C10

See footnotes at end of table.

Standardized military drawing PIN	Vendor CAGE number	Vendor similar PIN <u>1</u> /
8202104TX	04713 18778	68000-12/BZAJC TS68000MRB/C12
8202104XX	04713	68000-12T/BUXJC
8202104YX	04713 18778	68000-12/BXAJC TS68000MCB/C12
8202104ZX	04713 18778	68000-12/BUXJC TS68000MEB/C12

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
04713	Motorola Semiconductor 5005 East McDowell Road Phoenix, AZ 85008 Point of contact: 2100 East Elliot Road Tempe, AZ 85284
18778	Thomson Electron Tubes and Devices Corporation 40G Commerce Way Totowa, NJ 07511

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.