
								F	REVISI	ONS										
LTR		DESCRIPTION								DATE (YR-MO-DA)		APPROVED		)						
А	requ	Updated boilerplate. Moved endurance and data re requirements from Section 4 of drawing to Section 5 Editorial changes throughout.					ta rete	ntion to	esting ving.		94-01-31				M. A. Frye					
В	Upd	Updated boilerplate as part of 5-year review glg								11-0	02-23		Cha	ırles S	affle					
THE ORIG	NINIAI E																			
REV	JINAL F	IRST	SHE	ET OF	THIS	S DR	AWING	G HAS	S BEE	EN RE	PLAC	CED.								
REV SHEET			SHE	ET OF	THIS	S DRA	AWING	G HAS	S BEE	EN RE	PLAC	CED.								
REV SHEET REV	В	В	SHEE	ET OF	THIS	S DRA	AWING	G HAS	S BEE	EN RE	PLAC	CED.								
REV SHEET REV SHEET	B 15		SHEE			S DRA							R	R	R	R	R	R	R	R
REV SHEET REV SHEET REV STAT	B 15	В	SHEE	REV	J	S DR	AWING	B 2	S BEE	B 4	B 5	B 6	B 7	B 8	B 9	B 10	B 11	B 12	B 13	B 14
REV SHEET REV SHEET	B 15	В	SHEE	RE\ SHE	/ EET		B 1	В	В	В	В	В		ļ	<u> </u>			B 12		
REV SHEET REV SHEET REV STAT OF SHEET	B 15	В	SHEE	RE\ SHE PRE	/ EET	ED BY	B 1	В	В	В	В	B 6	7	8	9	10	11	12		
REV SHEET REV SHEET REV STAT OF SHEET PMIC N/A	B 15 TUS	B 16	SHEE	RE\ SHE PRE	/ EET	ED BY	B 1	В	В	В	В	B 6	7 <b>DLA</b> 1	8 L <b>AN</b> E	9 <b>ANE</b>		11	12 <b>E</b>		
REV SHEET REV SHEET REV STAT OF SHEET PMIC N/A	B 15	B 16		REV SHE PRE CHE	V EET PARE James	ED BY	B 1	В	В	В	В	B 6	7 DLA	8 LANE	9 ANE, OHI	10 <b>MAF</b>	11 RITIM 218-3	12 <b>E</b>		
REV SHEET REV SHEET REV STAT OF SHEET PMIC N/A	B 15 TUS TS	B 16		REV SHE PRE CHE	V EET PARE James CKEI	ED BY	B 1	В	В	B 4	B 5	B 6	7 DLA DLUM http	8 LAND IBUS D://ww	9 O ANE , OHI	10 O MAF O 432 scc.dl	11 RITIM 218-3 a.mil	12 E 990	13	14
REV SHEET REV SHEET REV STAT OF SHEET PMIC N/A  STA MICR DF  THIS DRAW FOR DEF	B 15 TUS TS ANDA ROCIR RAWIN VING IS A USE BY PARTMEN	B 16  RD CUIT	BLE	REV SHE PRE CHE	PROV	ED BY S E. Ja D BY es Reu	B 1	В	В	B 4	B 5	B 6	DLA DLUM http	BLANGIBUS OF://www	9 ANE, OHI	D MAF O 433 Scc.dl	RITIM 218-3 a.mil	12 <b>E</b>	13	14 L,
REV SHEET REV SHEET REV STAT OF SHEET PMIC N/A  STA MICR DF  THIS DRAW FOR DEF	B 15 TUS TS ANDA ROCIR RAWIN VING IS A USE BY PARTMEN SENCIES	B 16  RD CUIT IG	- BLE	REV SHE PRE J CHE	ZET EPARE James CKEI Charle	ED BY S E. Ja D BY es Reu ED B)	B 1	B 2	B 3	B 4	B 5	B 6	DLA DLUM http	BLANGIBUS OF://www	9 ANE, OHI	D MAF O 433 Scc.dl	RITIM 218-3 a.mil	12 E 990	13	14 L,
REV SHEET REV SHEET REV STAT OF SHEET PMIC N/A  STA MICR DF  THIS DRAW FOR DEF AND AG	B 15 TUS TS ANDA ROCIR RAWIN VING IS A USE BY PARTMEN SENCIES	B 16  RD CUIT IG	- BLE	REV SHE PRE J CHE	ZET EPARE James CKEI Charle	ED BY S E. Ja D BY SED BY SED BY SED BY SED BY	B 1 Immison Ising	B 2	B 3	B 4	B 5	B 6	DLA DLUM http	BLANGIBUS OF://www	9 ANE, OHI	D MAF O 433 Scc.dl	RITIM 218-3 a.mil	12 E 990	13	14 L,
REV SHEET REV SHEET REV STAT OF SHEET PMIC N/A  STA MICR DF  THIS DRAW FOR AND AG DEPARTM	B 15 TUS TS ANDA ROCIR RAWIN VING IS A USE BY PARTMEN SENCIES	B 16  RD CUIT IG  AVAILA ALL NTS OF THI DEFEN	- BLE	REV SHE PRE CHE	PROV	ED BY S E. Ja D BY es Reu ED B) el A. F G APP 90-0	B 1 Immison Ising  Crye ROVA 09-27 EL	B 2	B 3	B 4 MIC CN MC	B 5	B 6 CC	POLUM http RCU 48 >	BLANE IBUS DE://ww	9 ANE, OHI	10 D MAF O 432 SCC.dl	RITIM 218-3 a.mil DRY,	12 E 990 DIC	13 SITA PRC	L, OM,
REV SHEET REV SHEET REV STAT OF SHEET PMIC N/A  STA MICR DF  THIS DRAW FOR AND AG DEPARTM	B 15 TUS TS ANDA ROCIR RAWIN VING IS A LUSE BY PARTMEN ENCIES OF IENT OF I	B 16  RD CUIT IG  AVAILA ALL NTS OF THI DEFEN	- BLE	REV SHE PRE CHE	PROV	ED BY S E. Ja D BY es Reu ED B) el A. F G APP 90-0	B 1 Imison Ising Frye ROVA	B 2	B 3	B 4 MIC CN MC	B 5	B 6 CC	DLA DLUM http	BLANE IBUS DE://ww	9 ANE, OHI	10 D MAF O 432 SCC.dl	RITIM 218-3 a.mil DRY,	12 E 990	13 SITA PRC	L,

DSCC FORM 2233 APR 97

# 1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function	<u>Endurance</u>
01	24C16	2048 X 8 serial EEPROM	10,000 cycles

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Р	GDIP1-T8 or CDIP2-T8	8	Dual-in-line

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

1.3 Absolute maximum ratings. 1/

Supply voltage range  Temperature under bias  Storage temperature range  Voltage on any pin with respect	65°C to +135°C
to ground	5 mA 100 mW
Thermal resistance, junction to case	+300°C 0.3 V to +6.5 V 10,000 cycles

1.4 Recommended operating conditions.

Operating supply voltage	+4.5 V dc to +5.5 V dc
Case operating temperature range (T <sub>C</sub> )	55°C to +125°C.
High level input voltage (VIH)	$V_{CC} \times 0.7 \text{ to } V_{CC} + 0.5 \text{ V dc}$
Low level input voltage (VII )	1.0 V dc to V <sub>C</sub> x 0.3

1/ Unless otherwise specified, all voltages are referenced to ground.

Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 2

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="https://assist.daps.dla.mil/quicksearch/">https://assist.daps.dla.mil/quicksearch/</a> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
  - 3.2.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
  - 3.2.2 Truth table. The truth table shall be as specified on figure 2.
  - 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
  - 3.2.4 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 3

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditions $1/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C $4.5 \text{ V} \leq$ V <sub>CC</sub> $\leq$ 5.5 V	Group A subgroups		mits	Unit
		unless otherwise specified		Min	Max	
Power supply current	I <sub>CC</sub>	f <sub>SCL</sub> = 100 kHz	1, 2, 3		3.0	mA
Standby current	I <sub>SB</sub>	V <sub>IN</sub> = V <sub>CC</sub>	1, 2, 3		200	μΑ
Input leakage current	ILI	$V_{IN} = GND \text{ to } V_{CC}$	1, 2, 3		<u>+</u> 10	μΑ
Output leakage current	I <sub>LO</sub>	$V_{OUT} = GND \text{ to } V_{CC}$	1, 2, 3		<u>+</u> 10	μА
Input low voltage	V <sub>IL</sub> <u>2</u> /		1, 2, 3	-1.0	V <sub>CC</sub> X 0.3	V
Input high voltage	V <sub>IH</sub> <u>2</u> /		1, 2, 3	V <sub>CC</sub> X 0.7	V <sub>CC</sub> + 0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.0 mA,	1, 2, 3		0.4	V
I/O capacitance (SDA)	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V, f = 1 MHz see 4.3.1c <u>3</u> /, <u>4</u> /	4		8	pF
Input capacitance (A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> , SCL)	C <sub>IN</sub>	V <sub>IN</sub> = 0 V, f = 1 MHz see 4.3.1c <u>3</u> /, <u>4</u> /	4		6	pF
Functional tests		See 4.3.1d	7, 8A, 8B			
SCL clock frequency	f <sub>SCL</sub>		9, 10, 11		100	kHz
Bus free time	t <sub>DHDL</sub>		9, 10, 11	4.7		μs
Start hold time	t <sub>DVCL</sub>		9, 10, 11	4.0		μs
Clock low period	t <sub>CLCH</sub>		9, 10, 11	4.7		μs
Clock high period	t <sub>CHCL</sub>		9, 10, 11	4.0		μs
Start setup time	t <sub>CHDL</sub>		9, 10, 11	4.7		μs

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 4

	TABL	E I. Electrical performance cha	aracteristics - C	ontinued		
Test	Symbol	Conditions $\underline{1}/$ -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C 4.5 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V	Group A subgroups	L	imits	Unit
		unless otherwise specified		Min	Max	
Data in hold time	t <sub>CLDX</sub>		9, 10, 11	0		μs
Data in setup time	tovch		9, 10, 11	250		ns
SDA/SCL rise time	t <sub>R</sub> <u>5</u> /		9, 10, 11		1	μs
SDA/SCL fall time	t <sub>F</sub> <u>5</u> /		9, 10, 11		300	ns
Stop setup time	t <sub>CHDH</sub>		9,10,11	4.7		μs
SCL low to SDA out	t <sub>CLQV</sub>		9, 10, 11	0.3	3.5	μs
Data out hold time	tcLax		9, 10, 11	300		ns
Write cycle time	t <sub>WR</sub> <u>6</u> /		9, 10, 11	10		ms

1/ Equivalent ac test conditions:

Output load: CL = 100 pF (see figure 5).

Input pulse levels:  $V_{CC} \times 0.1$  to  $V_{CC} \times 0.9$ . Input and output timing levels:  $V_{CC} \times 0.5$ .

Input rise and fall times: ≤ 10 ns.

- $\underline{2}/\ V_{IL}$  minimum and  $V_{IH}$  maximum are for reference only and are not tested.
- 3/ Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to the limits specified in table I.
- 4/ All pins not being tested are to be open.
- 5/ t<sub>R</sub> and t<sub>F</sub> as measured between the 10 percent and 90 percent points of the input pulse levels are periodically sampled and not 100-percent tested (see figures 4 and 6).
- 6/ twR is the maximum time for the device to perform its internal write operation; from the system perspective this is a minimum.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 5

Device type	01
Case Outline	
Case Outline	Р
Terminal Number	Terminal Symbol
1	A0 (see note 1)
2	A1 (see note 1)
3	A2 (see note 1)
4	$V_{SS}$
5	SDA (see note 2)
6	SCL (see note 2)
7	TEST (see note 1)
8	V <sub>CC</sub>

# NOTES:

- 1. Pins marked with this notation symbol are reserved for manufacturer's test modes and should be tied to ground for proper device operation.

  2. SDA and SCL require external pull-up resistors.

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 6

Precondition R/W bit	SCL	SDA	Operation
N/A	High	-\_	Start condition
N/A	High	৴	Stop condition
1		Data out	Read
0	-\_	Data in	Write

# FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET <b>7</b>






FIGURE 3. Block Diagram.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 8

# READ CYCLE TIMING






WRITE CYCLE TIMING

FIGURE 4. Switching waveforms.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 9





NOTE:  $V_{OHI}$  will be adjusted to meet load conditions  $I_{OL}$  = 3 mA of table I.

FIGURE 5. Switching load circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 10

## START/STOP CONDITION







ACKNOWLEDGE RESPONSE

FIGURE 6. Bus sequence diagrams.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 11

## BYTE WRITE BUS ACTIVITY







PAGE WRITE BUS ACTIVITY


FIGURE 6. Bus sequence diagrams - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 12

## CURRENT ADDRESS READ BUS ACTIVITY







SEQUENTIAL ADDRESS READ BUS ACTIVITY

FIGURE 6. Bus sequence diagrams - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 13

- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DLA Land and Maritime -VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DLA Land and Maritime -VA shall be required for any change that affects this drawing.
- 3.9 <u>Verification and review</u>. DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Processing EEPROMS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.10.1 <u>Erasure of EEPROMS</u>. When specified, devices shall be erased in accordance with the manufacturer's test procedures or optionally all locations may be written to logic "1" in byte or page mode as specified in 4.4 and table I herein.
- 3.10.2 <u>Programmability of EEPROMS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.4 and table I herein.
- 3.10.3 <u>Verification of state of EEPROMS</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of reading the device in accordance with the procedures and characteristics specified in 4.4.1. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.
- 3.11 <u>Endurance</u>. A reprogrammability test shall be completed as part of the vendor's reliability monitors. This reprogrammability test shall be done for initial characterization and after any design or process changes which may affect the reprogrammability of the device. The methods and procedures may be vendor specific, but shall guarantee the number of program/erase endurance cycles listed in section 1.3 herein over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.
- 3.12 <u>Data retention</u>. A data retention stress test shall be completed as part of the vendor's reliability monitors. This test shall be done for initial characterization and after any design or process change, which may affect data retention. The methods and procedures may be vendor specific, but shall guarantee the number of years listed in section 1.3 herein over the full military temperature range. The vendor's procedure shall be kept under document control and shall be made available upon request of the acquiring or preparing activity, along with test data.

### 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET <b>14</b>

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition D or F. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Prior to burn-in, devices shall be programmed with a topological alternating bit pattern. The pattern shall be read before and after burn in. Devices having bits not in the proper state after burn in shall constitute a device failure and shall be included in the PDA calculation.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- c. After the completion of all screening, the device shall be erased and verified prior to delivery.
- 4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. Subgroup 4 (C<sub>I/O</sub> and C<sub>IN</sub> measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is fifteen devices with no failures and all input and output terminals tested.
    - d. Subgroups 7 and 8 shall test sufficient to verify the truth table.
    - e. All devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified, (except devices submitted for groups B, C, and D testing).
  - 4.3.2 Groups C and D inspections.
    - a. End-point electrical parameters shall be as specified in table II herein.
    - b. All devices requiring end-point electrical testing shall be programmed with a topologically alternating bit pattern.
    - c. Steady-state life test conditions, method 1005 of MIL-STD-883.
      - (1) Test condition D or F. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
      - (2)  $T_A = +125^{\circ}C$ , minimum.
      - Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
    - d. After the completion of all screening, the device shall be erased and verified prior to delivery.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-89667
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET <b>15</b>

TABLE II. Electrical test requirements. 1/ 2/ 3/

MIL-STD-883 test requirements	Subgroups(per method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
Group A test requirements (method 5005)	1,2,3,4**,7,8A,8B,9, 10,11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3, 7, 8A, 8B, 9, 10, 11

- 1/ (\*) PDA applies to subgroups 1 and 7 (see 4.2a).
- 2/ Any subgroups at the same temperature may be combined when using a multifunction tester.
- 3/ (\*\*) Indicates that subgroup 4 will only be performed during initial qualification or after a design or process change that may affect capacitance.
- 4.4 <u>Programming procedure</u>. The programming procedures shall be as specified by the device manufacturer. The following procedure shall be followed when programming (write) is performed. The waveforms and timing relationships shown on figure 4 and the sequences of data transfers illustrated on figure 5 and the conditions specified in table I shall be adhered to. Information is introduced in a serial fashion: The sequence is to issue a start condition (SCL HIGH with a HIGH to LOW transition of SDA) followed by first the device address and the R/W bit of the data stream LOW. After receipt of an ACK response from the memory device 8 bits of data (one byte) is clocked into the device. The transfer is terminated and the data written into the E<sup>2</sup> array by issuing a stop condition (SCL HIGH with a LOW to HIGH transition of SDA).
- 4.4.1 <u>Read mode operation</u>. The following procedure shall be followed when reading data. A start condition will be issued to the device followed by device address and R/W bit set HIGH, the device will respond with an ACK and begin outputting data on subsequent clock pulses. The waveforms and timing relationships shown on figure 4 and the sequences of data transfers illustrated on figure 5 and the conditions specified in table I shall be adhered to.
  - 5. PACKAGING
  - 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692. Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform DLA Land and Maritime when a system application requires configuration control and the applicable SMD. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DLA Land and Maritime -VA, telephone (614) 692-0547.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime -VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime -VA.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-89667
		REVISION LEVEL B	SHEET 16

### STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 11-02-23

Approved sources of supply for SMD 5962-89667 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime -VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="http://www.dscc.dla.mil/Programs/Smcr/">http://www.dscc.dla.mil/Programs/Smcr/</a>.

Standard	Vendor	Vendor
microcircuit	CAGE	similar
drawing PIN <u>1</u> /	number	PIN <u>3</u> /
5962-8966701PA	<u>2</u> /	

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.
- 2/ Not available from an approved source. The last known source Is listed below.
- 3/ Caution: Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGEVendor namenumberand address

60395 XICOR, Incorporated 851 Buckeye Court

Milpitas, CA 95035-7493

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.